


L.A for S.M but ^{main} m/m access by lesser time.


UNIT-4.

Virtual m/m :-

Non-Contiguous m/m Allocation :-




whenever the pages are empty we put that page into main m/m.




for every process the base address of first page contains a pointer to next page.

Reid & Taylor

like we say -



Instruction no. 325 and if we say we have distributed the pages and each page has 100 instructions then -



Hence $p \Rightarrow$ Page No. and $d =$ instruction offset.

So in non-contiguous the base addresses of first page will be stored and the pointer will define the another pages.

But this scheme does not good for paging, bcz if we need 200th page, hence we need to go \rightarrow to 199th page, and system become slow.


So next solution is - Indexed Pagetable.

OND WITH THE BEST


Paging \Rightarrow Suffers from External fragmentation
Instruction speed \downarrow (Space Utilization, but Access time \uparrow)

A Page Table is a data structure not a FIFO and it contains the no. of entries equal to the no. of pages, a process having in secondary memory.

Every process has a independent page table. Suppose 100 pages in S.M so we have 100 entries in page table -




that means each page had frame No. where that page is stored in main m/m.



- * Access very fast (Non-Contiguous)
- * Independent data structure which take Reid & Taylor heavy penalty (metadata).

* Every process has page table and address of page table is stored in PCB.

* No-case external fragmentation.



Becz of paging concept we have two-times access of main m/m (Page table + Actual instruction).

Now for the first time we will go each and every time for P_i and frames no. for same in Page Table. for the instruction no. in a same page.

Aside

We use TLB (Translation look Buffer) it is a hardware. first it is empty and then this TLB will get filled. But costly.

Every process doesn't have TLB. hence if context switch, all the entries will be deleted.


Page size

Numerical $\Rightarrow M = 64 \text{ MB}$, $L_A = 32 \text{ bytes}$, $P.S. = 4 \text{ KB}$.
 Total space wastage in maintaining a page table? System is byte addressable.

$\frac{64 \text{ MB}}{1 \text{ byte}} \Rightarrow \text{No. of locations.}$

$$64 \times M = 2^6 \times 2^{20} \Rightarrow 2^{26} \text{ locations.}$$

So no. of bits $\Rightarrow 26$ for addresses.



Page size $\Rightarrow 4 \text{ KB}$ each page has entry of 1 KB. $\frac{4 \text{ KB}}{1 \text{ KB}} \Rightarrow 4K = 2^2 \times 2^{10} = 2^{12}$

12 bits required for offset.

Hence


$$2^{20} \Rightarrow 1 \text{ M}$$

$$2 \text{ Byte} \Rightarrow 2 \text{ B}$$

$$\Rightarrow 1 \text{ M} \times 2 \text{ B} = 2 \text{ MB} \text{ wastage.}$$

Reid & Taylor

$$LA = 24 \text{ bits} \quad PA = 16 \text{ bits} \quad PS = 1 \text{ KB.}$$




Page size $\Rightarrow \frac{1 \text{ KB}}{1 \text{ B}} = 2^{10} \text{ bits}$

$\Rightarrow 1 \text{ K} = 2^{10}$

for locate any Page No.



- Assignment \Rightarrow
- Disadvantages of TLB.
 - Difference b/w paging and segmentation.



Advantage of TLB. Access Time

$$MM = 400 \mu s, TLB = 50 \mu s, h = 90\%$$


If NO TLB, then time \Rightarrow

$$\Rightarrow 2 \times 400 \mu s = 800 \mu s.$$

$$\begin{aligned} \text{If TLB exists } \Rightarrow & \quad \text{if hit} \quad \text{TLB miss P.T} \\ & \quad 0.9 [50 + 400] + 0.1 [50 + 400 + 400] \\ \Rightarrow & \quad 450 \times 0.9 + 850 \times 0.1 \\ = & \quad 405 \mu s + 85 \mu s \\ = & \quad 490 \mu s \end{aligned}$$

Segmentation :- Users prefer to view m/m as a collection of variable-sized segments with no necessary ordering among segments.

In a program you use functions, methods, arrays and these data elements is referred to by name. User don't bother about that symbol table is stored at what address or before 'sqrt' function'.



BOND WITH THE BEST

User's view of a program


Each segment element is identified by their offset from beginning of segment.

It is a scheme of m/m mgmt. that supports the user view of m/m.

A LA Space is a collection of segments. Each segment has a name ^{or no.} and a length.


A logical address consists two tuples - $\langle \text{segment-number}, \text{offset} \rangle$

Compiler automatically struct segments reflecting the I/P programs.



Segmentation Algo.

Reid & Taylor



	Limit	Base
0	1000	1400
1	400	6300
2	400	4300
3	1100	3200
4	1000	4400

1400	Segment 0
8400	
3200	Segment 3
4300	
4300	Segment 2
4300	
5700	Segment 4
6300	
6700	Segment 1