


L.A for S.M but <sup>main</sup> m/m access by lesser time.


UNIT-4.

Virtual m/m :-

Non-Contiguous m/m Allocation :-




wherever the pages are empty we put that page into main m/m.




for every process the base address of first page contains a pointer to next page.

Reid & Taylor

like we say -



Instruction no. 325 and if we say we have distributed the pages and each page has 100 instructions then -



Hence  $p \Rightarrow$  page No. and  $d =$  instructions offset.

So in non-contiguous the base address of first page will be stored and the pointer will define the another pages.


But this scheme does not good for paging. becz if we need 200th page, hence we need to go 1 to 199th page, and system become slow.

So next solution is - Indexed Page table.


Paging  $\rightarrow$  Suffers from external fragmentation  
 $\rightarrow$  Instruction speed  $\downarrow$  (Space Utilization  $\uparrow$ , but Access Time  $\downarrow$ )

A Page Table is a data structure not a B/W and it contains the no. of entries equal to the no. of pages, a process having in secondary memory.


Every process has a independent page table. Suppose 100 pages in S.M so we have 100 entries in page table -



that means each page has frame No. where that page is stored in main m/m.



Ex -




(Page Table Base Register) in PCB.  
 Address of P.T [Store in PCB] (Base address of every page)

- \* Access very fast (Non-Contiguous)
- \* Independent data structure which take less heavy penalty (metadata).

\* Every process has page table and address of page table is stored in PCB.

\* No. case external fragmentation.



Bez of paging concept we have two-times access of main mem (Page table + Actual Instruction).

Now for the first time we will go each and every time for P<sub>1</sub> and frames no. for same in Page table. for the instruction no. in a same page.

Aside

We use TLB (Translation look Buffer) is a hardware. first it is empty and then this TLB will get filled. but costly.

Every process doesn't have TLB. hence if context switch, all the entries will be deleted.

Page size


Numerical  $\Rightarrow$  MM = 64 MB, LA = 32 bytes, PS = 4KB.

Total space wastage in maintaining a page table? System is byte addressable.

$\frac{64 \text{ MB}}{1 \text{ byte}} \Rightarrow$  No. of locations.

$64 \times M = 2^6 \times 2^{20} \Rightarrow 2^{26}$  locations.

So no. of bits  $\Rightarrow$  26 for addresses.



Page size  $\Rightarrow$  4KB each page has entry of 1 B.  $\frac{4 \text{ KB}}{1 \text{ B}} \Rightarrow 4 \text{ K} = 2^2 \times 2^{10} = 2^{12}$

12 bits required for offset.

Hence

$2^{12} \Rightarrow 1 \text{ M}$


$2 \text{ Byte} \Rightarrow 2 \text{ B}$

$\Rightarrow 1 \text{ M} \times 2 \text{ B} = 2 \text{ MB}$  wastage.


Ravi Taylor



LA = 34 b PA = 16 b PS = 1KB.



Page size  $\Rightarrow \frac{1 \text{ KB}}{1 \text{ B}} = 1 \text{ K} = 2^{10}$  (10 bits) for locate any Page No.



- Assignment  $\Rightarrow$  ① - Disadvantages of TLB.  
 ② - Difference b/w paging and segmentation.

$2^{10} = 1 \text{ K}$   
 $2^{20} = 1 \text{ M}$   
 $2^{30} = 1 \text{ G}$   
 $2^{40} = 1 \text{ Terra}$

to Space Address Translation - n bits =  $2^n$  combinations.


I have a address if it  $\Rightarrow$  10 bits  $\Rightarrow 2^{10}$  locations can be addressed. = 1024 address locations

And generally, it is said to be size of each page is 1B = 8 bits. (if not given).

Let suppose a address is of 'n' bits then what is the size of m/m? - Depending on no. of location \* size of each page (location).  
 $\Rightarrow 2^n \times 1 \text{ B} \Rightarrow 1024 \times 1 \text{ B} \Rightarrow 1 \text{ K} \times 1 \text{ B} \Rightarrow 1 \text{ KB of m/m}$

$\leftarrow 14 \rightarrow$  (1B)  $\Rightarrow 2^{14} \times 1 \text{ B} = 2^{10} \times 2^4 \times 1 \text{ B} \Rightarrow 16 \text{ KB}$   
 $\leftarrow 22 \rightarrow$  (2B)  $\Rightarrow 2^{22} \times 2 \text{ B} = 2^{10} \times 2^{10} \times 2^2 \times 2 \text{ B} \Rightarrow 3 \text{ MB}$

Space to Address Translation - Given m/m size = 64KB



Advantage of TLB.

Access Time

MM = 400 μs, TLB = 50 μs. h = 90%

If NO TLB, then time ⇒  
⇒ 2 × 400 μs = 800 μs.

If TLB exists ⇒ If hit  
0.9 [50 + 400] + 0.1 [50 + 400 + 400]


$$\Rightarrow 450 \times 0.9 + 850 \times 0.1$$

$$= 4050 + 85$$

$$= \underline{\underline{490 \mu s}}$$

Segmentation :- Users prefer to view m/m as a collection of variable-sized segments with no necessary ordering among segments.

In a program you use functions, methods, array and these data elements is referred to by name. Users don't bother about that symbol table is stored at what address or before 'sqrt function'.



User's view of a program.


Each segment element is identified by their offset from beginning of segment.

It is a scheme of m/m mgmt. that supports this user view of m/m.


A LA space is a collection of segments. Each segment has a name<sup>or no.</sup> and a length.

A logical address consist two tuples -  
< segment-number, offset >

Compiler automatically struct segments reflecting the I/P program.



Reid & Taylor



	Limit	Base
0	1000	1400
1	400	6300
2	400	4300
3	1100	3200
4	1000	4400

