

8255 has 24 I/O grouped in two 8-bit Parallel port A+B. Remaining 8 bits in Port C, Group into 4-bit - Control.


8255 MICROPROCESSOR Interfacing (UG)

8255 - PROGRAMMABLE PERIPHERAL INTERFACE - INTEL 8255

- 8255 is widely used, programmable, parallel I/O device.
- 8255 is a device used to implement Parallel data transfer between Processor and slow peripherals devices like ADC, DAC, Keyboard, 7 Segment display, LCD etc.
- 8255 has three ports: Port-A, Port-B and Port-C. The ports A and Port B are 8-bit Parallel Ports. The Port-A can be programmed to work in any one of three operating modes as I/P or O/P ports. The 3 operating modes are:-
 - Mode 0 - Simple I/O Port
 - Mode 1 - Handshake I/O port
 - Mode 2 - Bidirectional I/O port.
- Port B can be programmed to work either in mode 0 or mode 1 as I/P or O/P port.
- Port C - pins (8 pins) have different assignment depending on the mode of port A and B. If Port A and Port B are programmed in mode 0, then Port C can perform one of the following functions:-
 - 1) 8-bit Parallel port in mode-0 for I/P or O/P.
 - 2) Two no. of 4-bit parallel port in mode 0 for I/P or O/P.
 - 3) Individual pin of port C can be set or reset for various control applications.
- Port A - Programmed in mode 1 / mode 2 and Port B is programmed in mode 1 then port C are used for Handshake signals.

PINS, SIGNALS and Internal Block Diagram of 8255 :-

It has 40 pins and requires a single +5 volt power supply. The Internal Block diagram and pin diagram is shown on Next page.



PIN DESCRIPTION OF 8255


- Ports are grouped as Group A and Group B.
- Group A - Has port A, port C (upper) and its control unit.
- Group B - Comprises of Port B, port C-lower and its control unit.
- The Read/Write control logic requires six control signals.

- 1) **RD (Read)** - This control signal enables Read operation. When signal is low, the MP reads data from a selected I/O port of 8255.
- 2) **WR (Write)** - Control signal enables write operations. When signal goes low, MP writes into the selected I/O ports or control registers.
- 3) **RESET** - An active high signal, It clears the control registers and set all ports in the I/O mode.

Line A_0 and A_1 - These are device select signals. The address lines A_0, A_1 of 8255 connected to any two Address lines of processor to provide internal addresses. The A_0 and A_1 select any 4 internal devices. 8255 will remain in High Impedance state if the signal \overline{CS} to \overline{CS} is High.


Internal address		Device Selected
A_1	A_0	
0	0	Port A
0	1	Port B
1	0	Port C
1	1	Control Reg

\overline{CS}	A_1	A_0	Selected
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Reg
1	X	X	8255 not selected



Internal Block diagram of 8255.

Example - The port addresses are determined by the \overline{CS} , A_0 and A_1 lines. The \overline{CS} line goes low when $A_2=1$ & A_0 through A_2 are at logic 0. When these signals are combined with A_0 & A_1 . The port addresses range from 804 to 834.




\overline{CS}						Hex address		Port
A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
1	0	0	0	0	0	0	0	= 80H A
1	0	0	0	0	0	0	1	= 81H B
1	0	0	0	0	0	1	0	= 82H C
1	0	0	0	0	0	1	1	= 83H Control Register

Port Address - In Memory mapped I/O.
when address line A_{15} is High, \overline{CS} is enabled.

- Port A = 8000H ($A_1=0, A_2=0$)
- Port B = 8001H ($A_1=0, A_2=1$)
- Port C = 8002H ($A_1=1, A_2=0$)
- Control Reg = 8003H ($A_1=1, A_2=1$)

Format of Bit Set / Reset Control word of 8255




BSR mode=0

0	0	0	SR	PC0
0	0	1	SR	PC1
0	1	0	SR	PC2
0	1	1	SR	PC3
1	0	0	SR	PC4
1	0	1	SR	PC5
1	1	0	SR	PC6
1	1	1	SR	PC7

1 = Set
0 = Reset
Select Port-C Pin to Set/Reset depending on bit B0.

Control word



8255 has 24 I/O pins that can be grouped in two 8bit parallel ports: A and B, with remaining eight bits as Port C. The eight bits of port C can be used as Individual bits or be grouped in two 4 bit ports: Upper (Cu) and Lower (CL)


8255 classified according to two modes: BSR mode & I/O Mode. The BSR (Bit Set/Reset) mode is used to set or Reset the bits in port C.

I/O modes is further divided into three modes: Mode 0, mode 1 and mode 2.

- In Mode 0 - All ports function as simple I/O ports.
- In Mode 1 - Is handshake mode where by port A and/or B use bits from port C as handshake signals. In the Handshake mode, two types of I/O data transfer can be implemented: Status Check and Interrupt
- In Mode 2 - Port A can be set up Bidirectional data transfer using Handshake signals from port C and port B can be set up either in mode 0 or Mode 1.


Block diagram of 8255 A

Two 8bit ports (A and B), two 4bit ports (Cu and CL), the data bus Buffer, and control logic.




Control Word - The content of Control Register called the Control Word
 - This register can be accessed to write a Control word which
 A0 ad A1 are logic 1.
 Bit D7 specifies either I/O function or The BSR function. (Port C operate) (D7=1) (D7=0)

Mode 0 - Simple I/P or O/P



8255 Control Word format for I/O mode




CS								Hex Code	Port
A7	A6	A5	A4	A3	A2	A1	A0		
1	0	0	0	0	0	0	0	= 80H	A
						0	1	= 81H	B
						1	0	= 82H	C
						1	1	= 83H	Control Register

8255 Chip select logical I/O port Address

INTERFACING OF 8255 WITH 8085 PROCESSOR

- 8255 can be either Memory-Mapped or I/O-Mapped in the system.
- The 8255 is I/O-Mapped in its system.
- The chip select signals for I/O-Mapped device are generated by using a 3-to-8 decoder.
- The Address lines A_4, A_5, A_6 are decoded to generate 8 chip select signals (IOCS-0 to IOCS-7) and the chip select IOCS-1 is used to select 8255.
- Address line A_7 and Control signal IO/M are used as enable for the decoder.
- Address line $A_0 + A_1$ of 8085 is connected to $A_0 + A_1$ of 8255 to provide internal address.
- The I/O address allotted to internal device of 8255 are.
- The Data lines $D_0 - D_7$ are connected to $D_0 - D_7$ of the processor to achieve parallel data transfer.



8259 - PROGRAMMABLE INTERRUPT CONTROLLER :- 10/11/2011


- It manages 8 interrupts according to the instructions written into its Control Registers.
- To provide 8 interrupt pins on the processor in place of one INTR (8085) pin.
- Resolve 8 levels of interrupt priorities in a variety of modes, such as fully nested mode, Automatic rotation mode & specific rotation mode.
- Mask each interrupt request.
- Read the status of pending interrupt, In-Service interrupts and masked interrupts.
- Set up to work with either the 8085 MP mode or 8088/8086 MP.

Interfacing 8259 with 8085 MP :-

- 8259 is 28 pin IC packed in DIP.
- It has two initial addresses $A_0=0, A_0=1$
- It can be either memory mapped or IO mapped in the system.
- The Interfacing of 8259 to 8085 shown
- * The lower order data bus lines D_0-D_7 are connected of 8259.
- * The address line A_0 of the 8085 MP is connected to A_0 of 8259 to provide the internal address.
- * 8259 requires one chip select signal.
- * The chip select signal of 8259 is generated by 3 to 8 decoder. The address lines A_4, A_5 and A_2 are used I/P of decoder.
- * The control signal $\overline{IO/\overline{M}}$ is logic High enable for decoder and address line A_7 is used logic LOW enable for decoder.
- * The signals CAS_0-CAS_2 are used only in cascade operation of 8259's.
- * The $\overline{SP/\overline{EN}}$ pin can be used as I/P or O/P signal.
- * In Non-buffered mode it used as I/P signal and logic 1 in mask 8259 and logic 0 in slave 8259
- * In buffered mode as O/P signal to disable the data buffer while data is transferred from 8259 A to the CPU.

After 8259 Initialized, the following sequence of events occurs when one or more request lines go high.

- 1) IRR store the requests
- 2) Priority Resolver checks three registers :- The IRR for Interrupt requests, The IMR for masking bits and ISR for interrupt Request being served. It resolves the priority and set the INT High.
- 3) MPU Acknowledge the Interrupt by sending \overline{INTA} .
- 4) After \overline{INTA} is received, the priority bit in the ISR is set to indicate which Interrupt level is being served, corresponding bit in IRR is reset to indicate that the request is accepted. Then opcode CALL instruction is placed data on data bus.
- 5) When the MPU decodes the CALL instruction, it places two more \overline{INTA} signals on the data bus.
- 6) When 8259 received 2nd \overline{INTA} it places the low-order byte of the CALL address on the data bus. At 3rd \overline{INTA} , it places the high-order byte on the data bus. CALL address is the vector addressing location for the interrupt.
- 7) During 3rd \overline{INTA} pulse, the ISR bit is reset either automatically (Automatic End of Interrupt - AEOI) or by a command must be issued at the end of the service routine (End of Interrupt - EOI)
- 8) The program sequence is transferred to MC specified by the CALL Insn.



Interfacing of 8259 to 8085 MP

Block Diagram of 8259 :-

It includes eight blocks: - control logic, Read/Write logic, data bus Buffer, three registers (IRR, ISR and IMR), Priority Resolver and Cascade Buffer.

1) Read/Write logic - when address line A₀ is at logic 0, the controller is selected to write a cmd or read a status. The chip select logic and A₀ determine the port address.

2) control logic: - Two pins: - INT (Interrupt) as an o/p, and \overline{INTA} (Interrupt Acknowledge) as an input. INT is connected to the Interrupt pin of the MPU. \overline{INTA} is Interrupt Acknowledge signal from the MPU.



3) Interrupt Registers and Priority Resolver: -

- the Interrupt Request Register (IRR) has eight input lines (IR₀ - IR₇) for interrupts. When these lines are going high, the request are stored in the Register.
- IN Service Register (ISR) store all levels that are currently being executed.
- Interrupt Mask Register (IMR) stores masking bits of the Interrupt lines to be masked.
- Priority Resolver - examines these three registers and determine whether INT should be sent to the MPU.


4) Control Buffer/Comparator: -

The block is used to expand the no. of Interrupt levels by cascading two or more 8259As.

DA-D ₀ - Data bus (B ₈ direction)	INT - Interrupt o/p
\overline{RD} - Read I/P	\overline{INTA} - Int Ack I/P
\overline{WR} - Write I/P	IR ₀ -IR ₇ - Interrupt Request Inputs
A ₀ - Command select address	
\overline{CS} - Chip select	
CAS ₂ -CAS ₀ - Cascade lines	
\overline{SPIEN} - Slave Program/Enable Buffer	



Pin details of 8259



Functional BLOCK Diagram of 8259

Priority Modes and other features

1) fully Nested mode. This general purpose mode in which all IRs (Int. lev) are arranged from Highest to lowest, with IR0 as the highest, and IR7 as lowest.

In addition, IR can be assigned H Priority in this mode; the priority sequence will then begin at the IR.

Ex: IR4 has HP and IR3 has lowest priority.

IR0	IR1	IR2	IR3	IR4	IR5	IR6	IR7
4	5	6	7	0	1	2	3
			↑	↑			
			LP	HP			

2) Automatic Rotation mode. A device, after being serviced, receives the LP. Assume IR2 has just serviced, it will receive the priority.

IR0	IR1	IR2	IR3	IR4	IR5	IR6	IR7
5	6	7	0	1	2	3	4

3) Specific Rotation Mode - Similar to Automatic mode, except user can select any IR for the LP, thus priority all other priorities.


4) End of Interrupt

After the completion of an interrupt service, the corresponding ISR bit needs to be reset to update the information in the ISR. This called the (EOI) command.

1) Non specific EOI cmd - When this cmd sent to P259A, it resets the (HP) ISR bit ^{High priority}.

2) Specific EOI cmd - This cmd specifies which ISR bit to reset.

3) Automatic EOI - No cmd is necessary. Only the third INTA. The ISR bit is reset.



231468-5

Figure 4a. 8259A Block Diagram

Interrupt

Normal program execution is interrupted by some External signals or by special instruction called Interrupt. In response to an interrupt, the MP stops executing its current program and calls a procedure called Interrupt Service Routine (ISR), similar to subroutine.

SLW & H/W Interrupts

Interrupt caused by executing special interrupt instruction is called SLW Interrupt. There is interrupt on Restart Instruction (RST).

H/W - Interrupt caused by external signals are called H/W Interrupt. 8085 MP processor has five pins for accepting external interrupt signals.

These are TRAP, RST 7.5, RST 6.5, RST 5.5 and INTR.

Highest priority

* TRAP - Non maskable interrupt (can't be disabled).

* (RST 7.5, 6.5, 5.5, INTR) - Maskable (can be disabled).

* INTR - Non vectored (require external H/W to get call location).
lowest priority

8085 Interrupt

SLW Interrupt

(RST 0, RST 1, ..., RST 7)

H/W Interrupt

(TRAP, RST 7.5, RST 6.5, RST 5.5 & INTR)

Vectored

TRAP (Non-Maskable)

RST 7.5, RST 6.5, RST 5.5

(Maskable)

Non vectored

INTR

(Maskable)

Classification of 8085 Interrupts

⊗ SIW Interrupts

Call locatn - ?

Interrupt caused by executing RST instruction, written IST
the program are called SIW Interrupt.

8085 MP has 8 RST (Instructions).

- It similar to call instruction and transfer the program execution to new location. But these location are predefined on page 00H of memory.

diff: Call and RST instruction is call is 3 byte instruction, RST - 1 byte instruction. In case of RST is no need to specify call address, which is predefined.

RST instructions their codes is binary as well as in
Hexadecimal and their call location are:-

RST Instructions

RST Instr ⁿ	Binary code								Hex Code	Call Location
	D7	D6	D5	D4	D3	D2	D1	D0		
RST0	1	1	0	0	0	1	1	1	C7H	0000H
RST1	1	1	0	0	1	1	1	1	CFH	0008H
RST2	1	1	0	1	0	1	1	1	D7H	0010H
RST3	1	1	0	1	1	1	1	1	DFH	0018H
RST4	1	1	1	0	0	1	1	1	E7H	0020H
RST5	1	1	1	0	1	1	1	1	EFH	0028H
RST6	1	1	1	1	0	1	1	1	F7H	0030H
RST7	1	1	1	1	1	1	1	1	FFH	0038H

HW - TRAP (NMI) It can't be masked or disabled,
RST 7.5, 6.5, 5.5, INTR (Maskable) enabled & disabled,
required by programmer.

EI - Insn is used to enable the interrupt by setting the
Interrupt Enable FF. After execution of EI instruction, all
maskable interrupt (RST 7.5, 6.5, 5.5 and INTR) are enabled
TRAP is always enabled and not affected by EI Insn.


5. RST Instructions -

Restart instructions are one byte call instructions called ~~location~~ for each restart instruction is predefined on page 0 (ROM). They transfer the program execution to the predefined memory location. These instructions also save the contents of the PC on the stack. They are software interrupts called location.

RST 0	0000
RST 1	0008
RST 2	0010
RST 3	0018
RST 4	0020
RST 5	0028
RST 6	0030
RST 7	0038

Interrupts - Normal program execution is interrupted by some external signals or by special instructions called interrupts. In response to an interrupt the microprocessor stops executing its current program and calls a procedure called interrupt service routine similar to subroutine.

8085 Interrupts



Non Maskable — can not be disabled


Maskable — can be enabled and disabled whenever required by the programmer.

- ① EI → All maskable interrupts (RST 7.5, RST 6.5, RST 5.5 and INTR) are enabled. TRAP — is always enabled and not affected by EI instruction.
- ② DI — (Disable Interrupt) — is used to disable RST 7.5, RST 6.5, RST 5.5 and INTR are disabled. TRAP is not affected by DI instruction.

RIM:- Read Interrupt Mask. This is a 1 byte instruction can be used for following function

- 1) Read Interrupt Mask - The instruction loads the Acc with 8 bits indicating the current status of Interrupt masks.
- 2) To identify pending interrupt bits D4, D5 and D6. identify 7 pending interrupt.
- 3) To receive serial data. Bit D7 is used to receive serial data.


7	6	5	4	3	2	1	0
SID	I7.5	I6.5	I5.5	IE	M7.5	M6.5	M5.5



Accumulator Bit Pattern for the RIM Instruction

Example Write a program sequent to mask 6.5 and RST 5.5 Th
- interrupt and enable RST 7.5 interrupt

Solution - 8 bit data to be loaded in Acc to enable RST 7.5
and masking 6.5 and 5.5. The data to be loaded Acc is 0BH



Program

```


EI = Enable all int of 8085
MVI A, 0BH - mov 0B to Acc
SIM: mask 6.5, 5.5 and enable 7.5
    
```

08/04/2014

RIM + SIM (Set Interrupt Mask) (Read interrupt mask)

* SIM :-

7	6	5	4	3	2	1	0
SOD	SDE	XXX	R7.5	MSE	M7.5	M6.5	M5.5



ACCUMULATOR BIT PATTERN FOR THE SIM INSTRUCTION

SIM - Set Interrupt Mask. This 1 byte instruction and can be used for 3 different functions

- 1) One function is set mask for RST 7.5, RST 6.5 and RST 5.5 interrupt. In M^m read content of the Acc and enables or disables the interrupt according to the content of Acc.
- 2) Second function is reset RST 7.5. Bit D4 additional control for RST 7.5. $D_4 = 1$, RST 7.5 is reset.
- 3) Third function to implement serial I/O. Bit D_7 and D_6 of the Acc are used for serial I/O and do not affect the interrupts. $D_6 = 1$ enables the serial I/O. D_7 = used to transmit (O/P) bits.

Pending Interrupt: Because there are several interrupt lines when one interrupt request is being served, other interrupt request may occur and remain pending. 8085 has additional instruction called RIM (Read Interrupt Mask) to serve the pending interrupt.