


# Unit 2: Combinational Circuits

- Logic circuits for digital systems may be Combinational or Sequential.
- A combinational circuit consists of input variables, logic gates, and output variables.
- Output of a Combinational Circuit at a given instance and for particular inputs depends only on the present inputs provided to the circuit at that particular time and has no relation with the previous outputs of the circuit.
- Block Diagram of Combinational Circuit



## 2-1. Combinational Circuit Design Steps

- Step 1: Analyse the problem statement to identify the no. of Inputs and Outputs
- Step 2: After getting number of I/Ps and O/Ps, Name them as per functionality
- Step 3: Draw the Truth table (O/Ps against all possible combination of I/Ps) as per the required function
- Step 4: Use K-map or any other simplification method to get Optimized equations of all O/Ps in terms of I/Ps
- Implement or Realize the circuit as per equations

## 2-2. Analysis procedure

To obtain the output Boolean functions from a logic diagram, proceed as follows:

1. Label all gate outputs that are a function of input variables with arbitrary symbols. Determine the Boolean functions for each gate output.
2. Label the gates that are a function of input variables and previously labeled gates with other arbitrary symbols. Find the Boolean functions for these gates.
3. Repeat the process outlined in step 2 until the outputs of the circuit are obtained.
4. By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.

# Example

$$F_2 = AB + AC + BC; \quad T_1 = A + B + C;$$

$$T_2 = ABC; \quad T_3 = F_2' T_1;$$

$$F_1 = T_3 + T_2$$

$$F_1 = T_3 + T_2 = F_2' T_1 + ABC = A'BC' + A'B'C + AB'C' + ABC$$




Fig. 4-2 Logic Diagram for Analysis Example

# Derive truth table from logic diagram

- We can derive the truth table in Table 4-1 by using the circuit of Fig.4-2.

**Table 4-1**  
*Truth Table for the Logic Diagram of Fig. 4-2*

<i>A</i>	<i>B</i>	<i>C</i>	<i>F<sub>2</sub></i>	<i>F<sub>2</sub></i>	<i>T<sub>1</sub></i>	<i>T<sub>2</sub></i>	<i>T<sub>3</sub></i>	<i>F<sub>1</sub></i>
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1

## 2-3. Design procedure

Table 4-2 is a Code-Conversion example, first, we can list the relation of the BCD and Excess-3 codes in the truth table.

**Table 4-2**  
*Truth Table for Code-Conversion Example*

<b>Input BCD</b>				<b>Output Excess-3 Code</b>			
<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>w</b>	<b>x</b>	<b>y</b>	<b>z</b>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

# K-Maps

2. For each symbol of the Excess-3 code, we use 1's to draw the map for simplifying Boolean function.




Fig. 4-3 Maps for BCD to Excess-3 Code Converter

## Circuit implementation

$$z = D'; \quad y = CD + C'D' = CD + (C + D)'$$

$$x = B'C + B'D + BC'D' = B'(C + D) + B(C + D)'$$

$$w = A + BC + BD = A + B(C + D)$$




Fig. 4-4 Logic Diagram for BCD to Excess-3 Code Converter



## 2-4. Binary Adder-Subtractor

- A combinational circuit that performs the addition of two bits is called a **Half Adder**.
- The truth table for the half adder is listed below:

**Table 4-3**  
*Half Adder*


<i>x</i>	<i>y</i>	<i>C</i>	<i>S</i>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

S: Sum  
C: Carry


$$S = x'y + xy' = x \oplus y$$

$$C = xy$$

# Implementation of Half-Adder



$$(a) S = xy' + x'y$$
$$C = xy$$



$$(b) S = x \oplus y$$
$$C = xy$$

Fig. 4-5 Implementation of Half-Adder

# Full-Adder

- One that performs the addition of three bits (two significant bits and a previous carry) is a **Full Adder**.

**Table 4-4**  
*Full Adder*

<b>x</b>	<b>y</b>	<b>z</b>	<b>C</b>	<b>S</b>
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

# Simplified Expressions





Fig. 4-6 Maps for Full Adder

$$S = x'y'z + x'yz' + xy'z' + xyz$$

$$C = xy + xz + yz$$

# Full adder implemented in SOP



# Another implementation

- Full-adder can also be implemented with two half adders and one OR gate (Carry Look-Ahead adder).

$$\begin{aligned} S &= z \oplus (x \oplus y) = z'(xy' + x'y) + z(xy' + x'y)' \\ &= xy'z' + x'yz' + xyz + x'y'z \\ C &= z(xy' + x'y) + xy = xy'z + x'yz + xy \end{aligned}$$





Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate


## full Subtractor using Two Half Subtractors



# 2-5 Binary Parallel Adder

- This is also called **Ripple Carry Adder**, because of the construction with full adders are connected in cascade.

<i>Subscript i:</i>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>	
Input carry	0	1	1	0	$C_i$
Augend	1	0	1	1	$A_i$
Addend	0	0	1	1	$B_i$
Sum	1	1	1	0	$S_i$
Output carry	0	0	1	1	$C_{i+1}$





# Carry Propagation

- Fig.4-9 causes a **unstable** factor on **carry bit**, and produces a **longest propagation delay**.
- The signal from  $C_i$  to the output carry  $C_{i+1}$ , **propagates through an AND and OR gates**, so, for an n-bit RCA, there are **2n** gate levels for the carry to propagate from input to output.

- Because the propagation delay will affect the output signals on different time, so the signals are given enough time to get the precise and stable outputs.
- The most widely used technique employs the principle of carry look-ahead to improve the speed of the algorithm.




Fig. 4-10 Full Adder with P and G Shown

# Boolean functions

$$P_i = A_i \oplus B_i \quad \text{steady state value}$$

$$G_i = A_i B_i \quad \text{steady state value}$$

## Output sum and carry

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

$G_i$  : carry generate                       $P_i$  : carry propagate

$C_0$  = input carry

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

- $C_3$  does not have to wait for  $C_2$  and  $C_1$  to propagate.

# Logic diagram of carry look-ahead generator

- $C_3$  is propagated at the same time as  $C_2$  and  $C_1$ .




Fig. 4-11 Logic Diagram of Carry Lookahead Generator

# 4-bit adder with carry look ahead

- Delay time of n-bit CLAA = XOR + (AND + OR) + XOR




Fig. 4-12 4-Bit Adder with Carry Lookahead

# Binary subtractor

M = 1 Subtractor

M = 0 Adder




Fig. 4-13 4-Bit Adder Subtractor

# 2-6 Decimal adder

BCD adder can't exceed 9 on each input digit. Maximum value of addition of two BCD digits is 19 and K is the carry.

**Table 4-5**  
*Derivation of BCD Adder*

K	Binary Sum				C	BCD Sum				Decimal
	Z <sub>8</sub>	Z <sub>4</sub>	Z <sub>2</sub>	Z <sub>1</sub>		S <sub>8</sub>	S <sub>4</sub>	S <sub>2</sub>	S <sub>1</sub>	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

# Rules of BCD adder

- When the binary sum is greater than 1001 (9), we obtain a non-valid BCD representation.
- The addition of binary 6 (0110) to the binary sum converts it to the correct BCD representation and also produces an output carry as required.
- To distinguish them from binary 1000 and 1001, which also have a 1 in position  $Z_8$ , we specify further that either  $Z_4$  or  $Z_2$  must have a 1.

$$C = K + Z_8Z_4 + Z_8Z_2$$



KZ <sub>8</sub>	Z <sub>4</sub> Z <sub>2</sub> Z <sub>1</sub>							
	000	001	011	010	110	111	101	100
00								
01			1	1	1	1	1	1
11	X	X	X	X	X	X	X	X
10	1	1	1	1	X	X	X	X

$$C = K + Z_8 Z_2 + Z_8 Z_4$$

When  $c = 1$  i.e. sum value is exceeding the limit (9) to get back the value into limit of BCD, we have add 0110 (6).

# Implementation of BCD adder

- A decimal parallel adder that adds  $n$  decimal digits needs  $n$  BCD adder stages.
- The **output carry** from one stage must be connected to the input carry of the next higher-order stage.




Fig. 4-14 Block Diagram of a BCD Adder 26

# 2-7. Binary multiplier

- Usually there are **more bits** in the partial products and it is necessary to use **full adders** to produce the sum of the partial products.




Fig. 4-15 2-Bit by 2-Bit Binary Multiplier

# 4-bit by 3-bit binary multiplier

- For  $J$  multiplier bits and  $K$  multiplicand bits, we need  $(J \times K)$  AND gates and  $(J - 1)$   $K$ -bit Adders to produce a product of  $J+K$  bits.
- $K=4$  and  $J=3$ , we need 12 AND gates and two 4-bit adders.




Fig. 4-16 4-Bit by 3-Bit Binary Multiplier

# 2-8. Magnitude comparator

- The equality relation of each pair of bits can be expressed logically with an exclusive-NOR function as:

$$A = A_3A_2A_1A_0$$

$$B = B_3B_2B_1B_0$$

$$x_i = A_iB_i + A_i'B_i'$$

for  $i = 0, 1, 2, 3$

$$(A = B) = x_3x_2x_1x_0$$




Fig. 4-17 4-Bit Magnitude Comparator

# Magnitude comparator

- We inspect the relative magnitudes of pairs of MSB. If equal, we compare the next lower significant pair of digits until a pair of unequal digits is reached.
- If the corresponding digit of A is 1 and that of B is 0, we conclude that  $A > B$ .

$(A > B) =$

$$A_3 B'_3 + x_3 A_2 B'_2 + x_3 x_2 A_1 B'_1 + x_3 x_2 x_1 A_0 B'_0$$

$(A < B) =$

$$A'_3 B_3 + x_3 A'_2 B_2 + x_3 x_2 A'_1 B_1 + x_3 x_2 x_1 A'_0 B_0$$




Fig. 4-17 4-Bit Magnitude Comparator

## 2-9. Decoders

- The decoder is called n-to-m-line decoder, where  $m \leq 2^n$ .
- The decoder is also used in conjunction with other code converters such as a BCD-to-seven segment decoder.
- 3-to-8 line decoder: For each possible input combination, there are seven outputs that are equal to 0 and only one that is equal to 1.

# Implementation and truth table

**Table 4-6**  
*Truth Table of a 3-to-8-Line Decoder*

Inputs			Outputs							
<i>x</i>	<i>y</i>	<i>z</i>	<i>D</i> <sub>0</sub>	<i>D</i> <sub>1</sub>	<i>D</i> <sub>2</sub>	<i>D</i> <sub>3</sub>	<i>D</i> <sub>4</sub>	<i>D</i> <sub>5</sub>	<i>D</i> <sub>6</sub>	<i>D</i> <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1







Fig. 4-18 3-to-8-Line Decoder

# Decoder with enable input

- Some decoders are constructed with NAND gates, it becomes more economical to generate the decoder minterms in their complemented form.
- As indicated by the truth table, only one output can be equal to 0 at any given time, all other outputs are equal to 1.



(a) Logic diagram

$E$	$A$	$B$	$D_0$	$D_1$	$D_2$	$D_3$
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(b) Truth table

Fig. 4-19 2-to-4-Line Decoder with Enable Input

# 3-to-8 decoder with enable input i.e. a 4-to-16 decoder




Fig. 4-20  $4 \times 16$  Decoder Constructed with Two  $3 \times 8$  Decoders

# Implementation of any Function with a Decoder

- Example: Full-Adder
- In form of minterms,

$$\text{Sum } S(x, y, z) = \sum(1, 2, 4, 7) \quad \text{and} \quad C(x, y, z) = \sum(3, 5, 6, 7)$$




Fig. 4-21 Implementation of a Full Adder with a Decoder

# 2-10. Encoders

- An **Encoder** is the **Inverse operation** of a **Decoder**.
- We can derive the Boolean functions by table 4-7

$$z = D_1 + D_3 + D_5 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$x = D_4 + D_5 + D_6 + D_7$$

**Table 4-7**  
*Truth Table of Octal-to-Binary Encoder*

Inputs								Outputs		
$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	$x$	$y$	$z$
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

# Priority encoder

- If two **inputs** are **active simultaneously**, the **output** produces an **undefined combination**. We can establish an input **priority** to ensure that only one input is encoded.
- **Another ambiguity** in the octal-to-binary encoder is that an **output with all 0's** is generated when **all the inputs are 0**; the output is the same as when  $D_0$  is equal to 1.
- The discrepancy tables on Table 4-7 and Table 4-8 can **resolve aforesaid condition by providing one more output** to indicate that at least one input is equal to 1.

# Priority encoder

**Table 4-8**  
*Truth Table of a Priority Encoder*

Inputs				Outputs		
$D_0$	$D_1$	$D_2$	$D_3$	$x$	$y$	$V$
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

$V=0 \rightarrow$  no valid inputs

$V=1 \rightarrow$  valid inputs

X's in output columns represent **don't-care** conditions

X's in the input columns are useful for representing a truth table in condensed form.

Instead of listing all 16 **minterms** of four variables.

# 4-input Priority Encoder





Fig. 4-22 Maps for a Priority Encoder

$$x = D_2 + D_3$$

$$y = D_3 + D_1D'_2$$

$$V = D_0 + D_1 + D_2 + D_3$$





# 2-11. Multiplexers


$$S = 0, Y = I_0$$

$$S = 1, Y = I_1$$


Truth Table  $\rightarrow$

S	Y
0	$I_0$
1	$I_1$

$$Y = S'I_0 + SI_1$$




(a) Logic diagram



(b) Block diagram

Fig. 4-24 2-to-1-Line Multiplexer

# 4-to-1 Line Multiplexer



(a) Logic diagram

$s_1$	$s_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

(b) Function table

Fig. 4-25 4-to-1-Line Multiplexer

# Quadruple 2-to-1 Line Multiplexer

- Multiplexer circuits can be combined with common selection inputs to provide multiple-bit selection logic. Compare with Fig 4-24.




Fig. 4-26 Quadruple 2-to-1-Line Multiplexer

# Boolean function implementation

## Implementation Types

- **Type-0: MUX Size** will be  $M \times 1$  with  $M=2^n$  inputs and  $n$  select lines (with inputs from  $I_0$  to  $I_M$  having the value same as output i.e. 0 or 1 as per the function definition).
- **Type-1: MUX Size** will be  $M \times 1$  with  $M=2^{(n-1)}$  inputs and  $(n-1)$  select lines (with Inputs from  $I_0$  to  $I_M$  having the values as per the Implementation Table).
- **Type-2: MUX Size** will be  $M \times 1$  with  $M=2^{(n-2)}$  inputs and  $(n-2)$  select lines (with Inputs from  $I_0$  to  $I_M$  having the values as per the solution obtained for each  $I$  using K-map).
- **Type-3 and ...** : With the same above specified logic.

# Function Implementation through MUXs

Example:  $F(A, B, C, D) = \Sigma(1, 3, 4, 11, 12, 13, 14, 15)$

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0

1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1


# Type-0 Implementation

Type 0 Implementation

MUX Size  $\rightarrow 2^4 \times 1$   
i.e.  $16 \times 1$   
with select lines - 4

$S_3$	$S_2$	$S_1$	$S_0$
$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$
A	B	C	D

Inputs  $\rightarrow I_0$  to  $I_{15}$



# Type-1 Implementation

## Type-1 Implementation

Mux Size  $\rightarrow 2^{4-1} \times 1$   
i.e.  $8 \times 1$

with Select Lines - 3

Any 3-variables will be  
connected to these Select Lines

Remaining 1 variable will | Inputs will be  
be used to apply in I/Ps. |  $I_0$  to  $I_7$   
with the use of Implementation-Table



#### 4-Possibilities

1) A as Input

Implementation Table

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$\bar{A}$	0	①	2	③	④	5	6	7
A	8	9	10	⑪	⑫	⑬	⑭	⑮
	0	$\bar{A}$	0	1	1	A	A	A

2) B as Input

Implementation Table

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$\bar{B}$	0	①	2	③	8	9	10	⑪
B	④	5	6	7	⑫	⑬	⑭	⑮
	B	$\bar{B}$	0	$\bar{B}$	B	B	B	1

### 3) C as Input


Implementation Table


	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$\bar{C}$	0	①	④	5	8	9	⑫	⑬
C	2	③	6	7	10	⑪	⑭	⑮
	0	1	$\bar{C}$	0	0	C	1	1

### 4) D as Input

Implementation Table

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$\bar{D}$	0	2	④	6	8	10	⑫	⑭
D	①	③	5	7	9	⑪	⑬	⑮
	D	D	$\bar{D}$	0	0	D	1	1





# Type-2 Implementation

## Type-2 Implementation

Mux Size  $\rightarrow 2^{4-2} \times 1$

i.e.  $4 \times 1$

with Select lines - 2

2 Variables will be used

as Inputs and remaining 2-  
will be used as Select lines.

Inputs will be  $I_0$  to  $I_3$

### 6-Possibilities

1) $A, B \rightarrow$ Inputs	$C, D \rightarrow$ Select Lines	6) $B, D \rightarrow I/Ps$	$A, C \rightarrow S/L$
2) $B, C \rightarrow$ Inputs	$A, D \rightarrow$	"	"
3) $C, D \rightarrow$ Inputs	$A, B \rightarrow$	"	"
4) $A, C \rightarrow$ Inputs	$B, D \rightarrow$	"	"
5) $A, D \rightarrow$ Inputs	$B, C \rightarrow$	"	"

4.)  $A, C \rightarrow$  Inputs  
 $B, D \rightarrow$  Select Lines

4-Combinations w.r.t.

$$I_0 \rightarrow BD = 00$$


$$I_1 \rightarrow BD = 01$$

$$I_2 \rightarrow BD = 10$$


$$I_3 \rightarrow BD = 11$$

K-maps


(i) w.r.t.  $BD = 00$




(ii) w.r.t.  $BD = 01$




(iii) w.r.t.  $BD = 10$




(iv) w.r.t.  $BD = 11$





## 2-12. Demultiplexer

- A decoder with an enable input is referred to as a decoder/demultiplexer.
- The truth table of demultiplexer is the same with decoder.





## 2-13 Three-State Gates

- A multiplexer can be constructed with three-state gates.






Fig. 4-29 Graphic Symbol for a Three-State Buffer



(a) 2-to-1- line mux



(b) 4 - to - 1 line mux

Fig. 4-30 Multiplexers with Three-State Gates

# 2-14 Parity Generator and Checker

## Parity Generator

3-bits       $x \quad y \quad z \quad | \quad P_e/P_o$

$$P_e = x \oplus y \oplus z = x \odot y \odot z$$

$$P_o = x \oplus y \odot z = x \odot y \oplus z$$

## Parity Checker

w.r.t. 3-bits → 4-bit checker  
of Message

$x \quad y \quad z \quad P_e/P_o \quad | \quad C_e/C_o$

$$C_e = x \oplus y \oplus z \oplus P$$

$$C_o = x \odot y \odot z \odot P$$

Thank You