

Co-3 : Analyze various parameter(power dissipation, Transistor sizing , gate delay) of combinational CMOS logic family

Learning Outcomes (LO)

Students will able to learn

LO-1 : Combinational Logic Circuit Design(NAND , NOR ,Compound, Memory and Latches).

LO-2 : Transistor sizing, Gate delay, Power dissipation.

LO-3 Physical design rules of CMOS .

LO-4 : Layout issues for CMOS.

Lo-5 : Layout of NAND, NOR Gates.

NAND GATE

NAND gate analysis consist of n parallel driver transistors. Current I_D in the circuit is the current I_D in the circuit is supplied by driver transistor which are turned 'on'.

The combined pull-down current can

$$I_D = \sum_{k(On)} I_{D,k} = \begin{cases} \sum_{k(On)} \frac{k_n C_{ox}}{2} \left(\frac{W}{L}\right)_k \left[2(V_{as,k} - V_{T0}) \right] (V_{out} - V_{out}^2) \\ \sum_{k(On)} \frac{k_n C_{ox}}{2} \left(\frac{W}{L}\right)_k (V_{as,k} - V_{T0}) \end{cases} \begin{cases} \\ \xrightarrow{\text{linear}} \\ \text{saturation} \end{cases}$$

Assuming that the input voltage of all driver transistors are identical $V_{as,k} = V_{as}$ for $k=1, 2, \dots, n$




Fig: Generalized n -input NOR gate.




Fig: Equivalent inverter circuit corresponding to n -input NOR gate

Pull-down current expression can be written as

$$I_D = \begin{cases} \frac{\mu_n C_{ox}}{2} \left(\sum_{k(\text{on})} (W/L)_k \right) [V_{GS} - V_{T0}] (V_{out} - V_{out}^2) & \text{linear} \\ \frac{\mu_n C_{ox}}{2} \left(\sum_{k(\text{on})} (W/L)_k \right) (V_{GS} - V_{T0})^2 & \text{saturation} \end{cases}$$

In multiple-input NOR gate can be reduced to an equivalent circuit for static analysis


The (W/L) ratio of driver transistor

$$(W/L)_{eq} = \sum_{k(\text{on})} (W/L)_k$$

Two-Input NAND Gate :-

V_A	V_B	V_{out}
Low	Low	high
Low	high	high
high	Low	high
high	high	low

Truth-table of 2 input NAND gate






Fig: A two - input depletion - load NAND gate




Fig: 2 input NAND gate with both side high inputs.

Generalized NAND gate expression:

$$I_D = \frac{\mu_n C_{ox}}{2} \left(\frac{1}{\sum_{k(ON)} \left[\frac{1}{(w/L)_k} \right]} \right) \left\{ \begin{array}{l} 2[V_{in} - V_{T0}] V_{out} - V_{out}^2 \\ (V_{in} - V_{T0})^2 \text{ saturation} \end{array} \right\}$$

W/L ratio of driver circuit

$$(W/L)_{eq} = \frac{1}{\sum_{k(0_n)} \frac{1}{(W/L)_k}}$$

If series connected transistors are identical $(W/L)_1 = (W/L)_2 = \dots = (W/L)$ then (W/L) becomes .

$$(W/L)_{eq} = \frac{1}{n} (W/L)$$

CMOS (Two Input NOR Gate) NOR₂

In two input NOR gate the two input voltages V_A & V_B are applied to the gates of one NMOS & two PMOS transistors.




Fig: CMOS NOR gate.

The Output Voltage of CMOS NOR₂ gate will attain a logic-low voltage of $V_{OL} = 0$ & high voltage $V_{OH} = V_{DD}$.

$$V_A = V_B \quad \& \quad (W/L)_{n,A} = (W/L)_{n,B}$$

The Output Voltage is equal to Input Voltage

$$V_A = V_B = V_{out} = V_{th}$$

two parallel NMOS transistors are saturated at this point because $V_{GS} = V_{DS}$

$$I_D = K_n (V_{TH} - V_{T,n})^2$$

first eqn. for switching threshold V_{th}

$$V_{in} = V_{T,n} + \sqrt{\frac{I_D}{K_n}}$$

M1 operates in linear region while M2s drain transistor

M4 in saturation

$$V_{in} = V_{out}$$

$$I_{D3} = \frac{K_p}{2} \left[2(U_{DD} - V_{th} - |V_{T,p}|) V_{SD3} - V_{SD3}^2 \right]$$

$$I_{D4} = \frac{K_p}{2} (U_{DD} - V_{th} - |V_{T,p}| - V_{SD3})^2$$

the drain current of both PMOS transistors are identical. $I_{D3} = I_{D4} = I_D$

$$\boxed{U_{DD} - V_{th} - |V_{T,p}| = 2\sqrt{I_D/K_p}}$$

this yield second eqn. of switching threshold voltage V_{th}

$$V_{th}(NOR2) = \frac{V_{T,n} + \frac{1}{2}\sqrt{\frac{K_p}{K_n}}(U_{DD} - |V_{T,p}|)}{1 + \frac{1}{2}\sqrt{\frac{K_p}{K_n}}}$$

Now compare this expression with switching expression of CMOS.

$$V_{th}(CMOS) = \frac{V_{T,n} + \sqrt{\frac{K_p}{K_n}}(U_{DD} - |V_{T,p}|)}{1 + \sqrt{\frac{K_p}{K_n}}}$$

If $K_p = K_n$ & $V_{T,n} = |V_{T,p}|$ then

$$\boxed{V_{th}(NOR2) = \frac{U_{DD} + V_{T,n}}{3}}$$

which is not equal to $U_{DD}/2$

The switching threshold voltage of NOR 2 gate inverters are obtained by using equivalent quarter approach.

$$V_{th(NOR2)} = \frac{V_{T,n} + \sqrt{\frac{K_p}{2K_n}} (V_{DD} - |V_{T,p}|)}{1 + \sqrt{\frac{K_p}{4K_n}}}$$




Fig: CMOS NOR2 inverter equivalent ckt.

2 Input CMOS Multiplexer :-

Mux is a data selector that selects one of several analog or digital input signals & forward the selected input into a single output line.




Fig: Schematic of 2:1 MUX using CMOS logic




Fig: Block diagram of 2:1 MUX

SELECT LINE	INPUT		OUTPUT
-S/S	D1	D0	Y
1/0	X	0	0
1/0	X	1	1
0/1	0	X	0
0/1	1	X	1

Truth-Table of 2 Input CMOS Multiplexer.

MEMORY LATCHES & REGISTERS :

NAND & NOR gate are normally used in designing of SR, JK & T latches.

- i) S-R latch
- ii) Using NOR gate

SR-latch




Fig: Block diagram of SR-latch

S	R	Q(n+1)
0	0	Q _n
0	1	0
1	0	1
1	1	Indeterminate

Table: Truth Table of SR latch.




Fig: Logic circuit of SR latch

we have $\bar{Q} = S + \bar{Q}$ & $Q = R + \bar{Q}$




Fig: CMOS SR latch circuit based on NOR gate

Using NAND gate





Fig: SR latch using NAND gate



S	R	Q
0	0	Indeterminate
0	1	1
1	0	0
1	1	Q _n

Table: Truth Table

Fig: NAND gate based SR logic circuit

We have $Q = S \cdot \bar{Q}$ and $\bar{Q} = R \cdot Q$




Fig: CMOS SR latch circuit

D-LATCH :-




Fig: Block diagram

CLK	D	Q _{n+1}
0	0	Q _n
0	1	Q _n
1	0	0
1	1	1

Fig: Truth Table




Fig: D latch logic circuit

J-K LATCH :-




Fig: Block diagram of D latch

Table: Truth Table

J	K	Q _{n+1}
0	0	Q _n
0	1	0
1	0	1
1	1	Q _n




Fig: J-K flip-flop logic circuit

Registers :-

Generally Register are used for temporary storage of data of binary information within the data system.

⇒ Registers are also used for shifting the binary information stored in it.

- ⇒ Register
- Buffer Registers
 - Serial in Serial Out (SISO)
 - Serial in Parallel Out (SIPO)
 - Parallel in Serial Out (PISO)
 - Parallel in Parallel Out (PIPO)

BUFFER REGISTERS




Fig: 4 bit buffer register

SISO

T- LATCH




Fig: Block diagram of T latch.

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

Table: Truth Table




Fig:




Fig: Logic diagram of T latch using NAND gate.

TRANSISTOR SIZING

⇒ In the designing of CMOS circuit we have to decide w/L ratio for all the devices. These ratio usually are selected to provide the gate with current driving capability in both directions which is equal to that of the basic inverter.

⇒ In device sizing we find the output combination that result in the lowest output current and then choose sizes that we will make this current equal to that of the basic inverter.

⇒ We need to find w/L ratio is base of the resistance is inversely proportional to w/L .
If number of MOSFETs having ratio of $(w/L)_1, (w/L)_2, \dots, (w/L)_n$ then

$$r_{ds} = \frac{1}{k(w/L)(V_{as} - V_t)}$$

$$r_{ds} = \frac{\text{constant}}{(w/L)}$$

$$\text{constant} = \frac{1}{k(V_{as} - V_t)}$$

If MOSFET are connected in series then

$$R_{eq} = r_{ds1} + r_{ds2} + \dots + r_{dsn}$$

$$\frac{\text{constant}}{(w/L)_{eq}} = \frac{\text{constant}}{(w/L)_1} + \frac{\text{constant}}{(w/L)_2} + \dots + \frac{\text{constant}}{(w/L)_n}$$

$$\frac{1}{(w/L)_{eq}} = \frac{1}{(w/L)_1} + \frac{1}{(w/L)_2} + \dots + \frac{1}{(w/L)_n}$$

⇒ If MOSFET are connected in parallel then for $(w/L)_{eq}$.

$$\frac{1}{R_{eq}} = \frac{1}{r_{ds1}} + \frac{1}{r_{ds2}} + \dots + \frac{1}{r_{dsn}}$$

$$\left[\frac{\text{constant}}{(w/L)_{eq}} \right] = \left[\frac{\text{constant}}{(w/L)_1} \right] + \left[\frac{\text{constant}}{(w/L)_2} \right] + \dots + \left[\frac{\text{constant}}{(w/L)_n} \right]$$

$$\Rightarrow (w/L)_{eq} = (w/L)_1 + (w/L)_2 + \dots + (w/L)_n$$

For consideration of $(w/L)_{eq}$, when all transistors are ON in both cases (series or ||).

⇒ When the transistors are connected in series, and all the transistors are ON.

⇒ When the transistors are connected in parallel, and any one is only ON.