

Co-2: Understand and analyze delay, design rule and circuit layout of CMOS.

Learning Outcomes (LO)

Students will able to learn

LO-1 : Various CMOS Designs rules(Lambda design rules).

LO-2 : CMOS Circuit Layout.

LO-3: CMOS Delay (Propagation delay, linear delay, RC Delay)

LO-4 : Interconnects in CMOS.

Lo-5 : Power in CMOS.

Learning Objectives (10)

- * Low definitions
- * Delay (intrinsic, RC, transit)
- * Intersymbol in CMOS
- * Races in CMOS

DELAY :- Delay in CMOS circuits can be of two types
 → Propagation delay
 → RC delay

PROPAGATION DELAY :-

Suppose that we have a CMOS Inverter whose Output is connected to some next stage circuit. To speed the performance of our circuit we apply a Step Voltage at the input.




Fig. 1 Capacitive Load Connected to the Output Terminal of CMOS Inverter.




Fig: 2 Plot of the Output Voltage w.r.t. time for a step input signal

In above plot we have two time intervals marked by $t_{\phi L}$ & $t_{\phi H}$. here ϕ stands for propagation delay.

$t_{\phi L}$ → for high to low.

$t_{\phi H}$ → for low to high.

⇒ Propagation delay for high to low is given by $t_{\phi L}$ & defined as time required for the Output to fall from V_{OH} to $(V_{OH} + V_{OL})/2$.

⇒ Propagation delay from low to high is given by $t_{\phi H}$ and defined as the time required for the Output to fall from V_{OH} to $(V_{OH} + V_{OL})/2$.

Hence the Propagation delay, (t_p)

$$t_p = \frac{t_{\phi L} + t_{\phi H}}{2}$$

Factors Effecting Propagation Delay :-

Threshold Voltage :-

With decrease in prop threshold

Voltage the propagation delay increases.

Width of MOSFET :-

Propagation delay decreases as we increase the values of MOSFET.


Supply Voltage :- The propagation delay has an inverse relation with the supply voltage. Thus increasing the supply voltage propagation delay increases.

Capacitive Load :- By increasing capacitive load propagation delay increases.

★ RC DELAY :-

* Resistance & capacitance C of MOSFETs are very important to decide the transient response & performance of MOS circuits.

RC model for single nMOS of k times than unit size k is shown in fig.




Here R_n is channel resistance of nMOS which is function of biasing voltage as given as

$$R_n = \left(\frac{V_{DS}}{I_D} \right)$$

But for region of nMOS

$V_{GS} > V_{th}$ & $V_{DS} > 0$ but very small



⇒ But for linear region of nmos
 $V_{GS} > V_{TH}$ & $V_{DS} > 0$ but very small
 Then $I_D = \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH}) V_{DS}$
 hence $R_n = 1 / \left[\mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH}) \right]$

⇒ Triode region of nmos
 $V_{GS} > V_{TH}$ & $0 < V_{DS} < V_{GS} - V_{TH}$
 then I_D is given as
 $I_D = \mu_n C_{ox} \left(\frac{W}{L}\right) \left[(V_{GS} - V_{TH}) V_{DS} - \frac{V_{DS}^2}{2} \right]$

hence $R_n = 2 / \left\{ \mu_n C_{ox} \left(\frac{W}{L}\right) \left[2(V_{GS} - V_{TH}) - V_{DS} \right] \right\}$

⇒ Saturation Region of nmos is given as
 $V_{GS} > V_{TH}$ & $V_{DS} > V_{GS} - V_{TH}$

Then $I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) [V_{GS} - V_{TH}]^2$

hence $R_n = 2V_{DS} / \left[\mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH}) \right]^2$

hence generalized model of channel resistance


$$R_n = 1 / \left[\beta_n (V_{DD} - V_{TH}) \right]$$

Transient Response from RC Delay Model :-

Once RC delay model is identified it can easily be analysed for the transient response.

The transfer function of 1st Order RC model

$$H(s) = \frac{1}{(1 + sRC)}$$



By taking the Inverse Laplace transform of $H(s)$, the step response.

$$V_y(t) = V_{DD} e^{-t/\tau} \quad \text{where } \tau = RC$$

Now propagation delay t_{pd} is the time at which output increases to V_y reaches $V_{DD}/2$

hence

$$V_{DD}/2 = V_{DD} e^{-t_{pd}/RC}$$

$$\text{It gives } t_{pd} = RC \ln 2 \rightarrow t_{pd} \propto RC$$

Hence delay increases by increasing both the values of R & C .

Hence the RC delay models in CMOS circuit is used to model the timing delay.

Width, Spacing, Layers, Shielding

Widening a wire reduces resistance but increases capacitance (but less proportionally) \rightarrow RC delay product improves.

\Rightarrow LAYERS


- Metal 1 : Interconnects within cells
- Metal 2/3 : Interconnects between cells within units
- Metal 4/5 : Interconnects between units critical signals.
- Metal 6 : I/O pads, clock, power, ground.

AMI 0.6 μ m process has 3 metal layers
M1 for within-cell

PROPAGATION Delay

INTERCONNECT :

* "Wires" consist of metal lines connecting the output of the inverter to the input of the next stage.



The P+ Layer (i.e. heavily doped with acceptors) under the thick thermal oxide (500nm = 0.5 μm) and deposited oxide (600nm = 0.6 μm) depletes only slightly when positive voltages appear on the metal lines, so the capacitance is approximately the oxide capacitance.

$$C_{\text{wire}} = C_{\text{thickox}} (W_m \cdot L_m)$$

where oxide thickness = 500nm + 600nm = 1.1 μm.

In integrated circuit (ICs), interconnects are structures that connect two or more circuit elements (such as transistors) together electrically.

In fabrication interconnects are formed during the back-end of line after the fabrication of transistors on the substrate.

⇒ Depending upon signal propagation interconnects are classified as



LOCAL INTERCONNECTS :-

Local interconnects connect circuit elements that are very close together, such as transistors separated by ten or other transistors contiguously.

GLOBAL INTERCONNECTS :-

Global interconnects can transmit further, such as over large area sub-circuits.

Interconnect Resistance :-

ρ = resistivity ($\Omega \cdot m$)

R_{\square} = sheet resistance (Ω / \square)

\square = - \square is dimensionless unit (!)
 count number of squares
 - $R = R_{\square} \cdot \square$ (# of square)

PROPAGATION DELAY

It is very important to determine the propagation delay in digital circuits as the shorter delay results in higher speed.

The dynamic behaviour of inverter is characterized in terms of the time delay between switching of input voltage (from low to high & vice-versa) and the corresponding change appearing at the output. Such a delay called propagation delay. arise for two reasons

⇒ The transistors that implement the switches exhibit finite switching times

⇒ The capacitance that is inevitably present output reaches its required level of V_{OH} or V_{OL}




Fig: Propagation delay & transition time of logic Inverter

⇒ There is also a delay time between the input & output waveforms. The usual way to specify the propagation delay is take the average of high to low delays are measured between 50% points of the input & output waveforms.

TRANSISTOR SIZING

⇒ In the designing of CMOS circuit we have to decide w/L ratio for all the devices. These ratios usually are selected to provide the gate with current driving capability in both directions which is equal to that of the basic inverter.

⇒ In device sizing we find the input combination that result in the lowest output current and then choose sizes that we will make this current equal to that of the basic inverter.

⇒ We need to find w/L ratio is base of the resistance is inversely proportional to w/L .
If number of MOSFETs having ratio of $(w/L)_1, (w/L)_2, \dots, (w/L)_n$ then

$$r_{ds} = \frac{1}{K(w/L)(V_{ds} - V_t)}$$

$$r_{ds} = \frac{\text{constant}}{(w/L)}$$

$$\text{constant} = \frac{1}{K(V_{ds} - V_t)}$$

If MOSFET are connected in series then

$$R_{eq} = r_{ds1} + r_{ds2} + \dots + r_{dsn}$$

$$\frac{\text{constant}}{(w/L)_{eq}} = \frac{\text{constant}}{(w/L)_1} + \frac{\text{constant}}{(w/L)_2} + \dots + \frac{\text{constant}}{(w/L)_n}$$

$$\frac{1}{(w/L)_{eq}} = \frac{1}{(w/L)_1} + \frac{1}{(w/L)_2} + \dots + \frac{1}{(w/L)_n}$$

⇒ If MOSFET are connected in parallel then for $(w/L)_{eq}$.

$$\frac{1}{R_{eq}} = \frac{1}{r_{ds1}} + \frac{1}{r_{ds2}} + \dots + \frac{1}{r_{dsn}}$$

$$\left[\frac{\text{constant}}{(w/L)_{eq}} \right] = \left[\frac{\text{constant}}{(w/L)_1} \right] + \left[\frac{\text{constant}}{(w/L)_2} \right] + \dots + \left[\frac{\text{constant}}{(w/L)_n} \right]$$

$$\Rightarrow (w/L)_{eq} = (w/L)_1 + (w/L)_2 + \dots + (w/L)_n$$

For consideration of $(w/L)_{eq}$, when all transistors are ON in both cases (series or ||).

⇒ When the transistors are connected in series, and all the transistors are ON.

⇒ When the transistors are connected in parallel, and any one is only ON.