

Co-1 : Understanding various model, non-ideal, switching and inverter characteristics of MOS.

Learning Outcomes (LO)

LO-1 Students will able to Learn


LO-2 MOS Transistor MODELS.

LO-3 Non- ideal behavior of MOS.

LO-4 Transistor as a switch

LO-5 Inverter Characteristics

MOSFET characteristics Curve :-



1) Cut-off Region :-

The operating condition of the transistor are zero input gate voltage (V_{in}) and zero drain current I_D and output voltage $V_{DS} = V_{DD}$.
Therefore for an enhancement type MOSFET the conductive channel is closed & device is switched 'OFF'.

* The input & gate are grounded (0V).
* Gate-source voltage less than threshold voltage.

- * MOSFET is "OFF" (cut-off region)
- * No Drain Current flows ($I_D = 0$ Amps)
- * MOSFET operates as an "Open Switch".


Thus we can define a cut-off region or 'OFF' mode when using an e-MOSFET as a switch as being.
gate voltage, $V_{GS} < V_{TH}$ then $I_D = 0$

For a p-channel enhancement MOSFET, the gate potential must be more positive with respect to the source.

SATURATION REGION :-

In saturation or linear region the transistor will be biased, so that the maximum amount of gate voltage is applied to the device which results in the channel resistance $R_{DS(on)}$ being as small as possible. Max^m drain current flowing through MOSFET switch.

Therefore enhancement type MOSFET conductive channel is open and device is switched 'ON'.



* The input & gate are connected to V_{DD} .

* Gate - Source Voltage is much greater than threshold Voltage

* $V_{GS} > V_{TH}$
MOSFET is "ON" (Saturation region)

* Max Drain Current

$$I_D = V_{DD} / R_L$$

min^m channel resistance

$$R_{DS(on)} < 0.1 \Omega$$

MOSFET operates as low resistance "closed switch"

Saturation region or 'ON' mode when using an n-MOSFET as a switch gate - Source Voltage $V_{GS} > V_{TH}$

then $T_n = \text{Max}^m$

CMOS INVERTER

⇒ CMOS inverter consist of an enhancement type nmos transistor and an enhancement type PMOS transistor.




Fig: CMOS Inverter circuit




Fig: Non-Ideal CMOS Inverter Switches.

The main advantage of CMOS Inverter are

- ⇒ Low power Dissipation
- ⇒ Voltage transfer Curve show full swing of Output from 0 to V_{DD} .
- ⇒ Sharp transition between states which increase noise margin.

— NMOS transistor operates in $V_{in} > V_{TO,n}$ and if the following condition is satisfied.

$$V_{DS,n} \geq V_{GS,n} - V_{TO,n} \iff V_{out} \geq V_{in} - V_{TO,n}$$

Thus PMOS transistor operates in saturation if V_{in}

$$V_{in} < (V_{DD} + V_{TO,p})$$

$$V_{DS,p} \leq V_{GS,n} - V_{TO,p} \iff V_{out} \leq V_{in} - V_{TO,p}$$

Table

Region	V_{in}	V_{out}	nMOS	PMOS
A	$V_{TO,n}$	V_{OH}	Cut-off	Linear
B	V_{IL}	high $\approx V_{OH}$	Saturation	Linear
C	V_{IH}	V_{IH}	Saturation	Saturation
D	V_{IH}	low $\approx V_{OL}$	Linear	Saturation
E	$> (V_{OH} - V_{TP})$	V_{OL}	Linear	Cut-off

⇒ In region A where $V_{in} < V_{TO,n}$ the nMOS transistor is cut-off and the voltage is equal to $V_{OH} = V_{DD}$ as the input voltage is increased beyond $V_{TO,n}$ (into region B), the n-MOS transistor starts conducting in saturation mode & Output voltage begins to decrease.

⇒ Also note that critical voltage V_{IL} which corresponds to $\frac{dV_{out}}{dV_{in}} = -1$ is located into region B.

⇒ As the Output voltage further decreases, the PMOS transistor enters at the boundary of region C.

⇒ When Output voltage falls below $(V_{in} - V_{TO,n})$ the nMOS transistor starts to operate in linear mode.

⇒ This corresponds to region D, where the critical point V_{IH} with $\left| \frac{dV_{out}}{dV_{in}} \right| = -1$ is also located.

Finally in region I
 With input voltage $V_{in} > (V_{DD} + V_{TO,P})$ the PMOS
 transistor is cut-off and the output voltage is
 $V_{OL} = 0$.

Calculation of V_{OH} :

When $V_{in} < V_{TO,n}$ the nmos transistor is cutoff & PMOS
 is in linear region

$$I_{DN} = 0, \text{ So } I_{DP} = 0$$

$$\boxed{I_{DN} = I_{DP} = 0}$$

So drain source voltage of PMOS is zero $V_{out} = V_{in}$ PMOS in
 linear region.

$$I_{DP} = \frac{K_P}{2} [2(V_{GS,P} - V_{TO,P})V_{DS,P} - V_{DS,P}^2] = 0 \quad (1)$$

$$\frac{K_P}{2} [2(V_{GS,P} - V_{TO,P})] [-V_{DD} - V_{OH}] - [-V_{DD} - V_{OH}]^2 = 0 \quad (2)$$

The valid solution is

$$\boxed{V_{OH} = V_{DD}}$$

Calculation of V_{OL}

When the input voltage exceeds $V_{DD} + V_{TO,P}$ the PMOS
 transistor is cutoff & nmos transistor is ON.

Since $V_{in} - V_{TO,n} > V_{out}$ ($V_{DD} + V_{TO,P} - V_{TO,n} > V_{OL}$)
 nmos transistor is in linear region PMOS is cut-off
 So drain current is zero

$$\boxed{I_{DP} = I_{DN} = 0}$$

So we have

$$\frac{K_n}{2} [2(V_{GS,n} - V_{TO,n})V_{out} - V_{out}^2] = 0$$

Substituting $V_{out} = V_{in}$ in above eqⁿ
 $[V_{in} = 0]$

Calculation of V_{in} :-

The Inverter threshold Voltage V_{th} is defined as the Voltage for which $V_{in} = V_{out}$
 When the input & Output are same then PMOS & NMOS transistors are in saturation.

So equating the current

$$\frac{K_n}{2} (V_{as,n} - V_{TO,n})^2 = \frac{K_p}{2} (V_{as,p} - V_{TH} - V_{TO,p})^2$$

Substituting for $V_{as,n}$ & $V_{as,p}$ from eqⁿ becomes

$$\frac{K_n}{2} (V_{in} - V_{TO,n})^2 = \frac{K_p}{2} (V_{in} - V_{DD} - V_{TO,p})^2$$

$V_{in} = V_{TH}$ eqⁿ becomes quadratic becomes

$$V_{TH} = \frac{V_{TO,n} + \sqrt{\frac{K_p}{K_n} (V_{DD} - V_{TO,p})}}{1 + \sqrt{\frac{K_p}{K_n}}}$$

Calculation of V_{IL} :-

\Rightarrow V_{IL} is the smaller of two input Voltage for which slope of Voltage transfer curve is -1.

\Rightarrow When the input is low the NMOS transistor is in saturation and the PMOS transistor is in linear region.

$$\frac{K_n}{2} (V_{GS,n} - V_{TO,n})^2 = \frac{K_p}{2} [2 (V_{GS,p} - V_{TO,p}) (V_{GS,p} - V_{DS,p})] \quad \text{--- (I)}$$

for CMOS inverter we have

$$\left. \begin{aligned} V_{GS,n} &= V_{in} \\ V_{DS,n} &= V_{out} \end{aligned} \right\}$$

$$V_{GS,p} = -(V_{DD} - V_{in}) \quad \text{--- (II)}$$

$$V_{DS,p} = (V_{DD} - V_{out}) \quad \text{--- (III)}$$

Substituting the value of (II) & (III) in eqⁿ (I) we have

$$\frac{K_n}{2} (V_{in} - V_{TO,n})^2 = \frac{K_p}{2} [2 (V_{in} - V_{DD} - V_{TO,p}) (V_{out} - V_{DD}) - (V_{out} - V_{DD})^2] \quad \text{--- (IV)}$$

Differentiating eqⁿ (IV) we have

$$\boxed{K_n (V_{in} - V_{TO,n})} = K_p \left[(V_{in} - V_{DD} - V_{TO,p}) \frac{dV_{out}}{dV_{in}} + (V_{out} - V_{DD}) - \left[V_{out} - V_{DD} - \frac{dV_{out}}{dV_{in}} \right] \right]$$

$$V_{in} = V_{IL} \text{ \& } \frac{dV_{out}}{dV_{in}} = -1 \text{ so we have}$$

$$\boxed{K_n (V_{IL} - V_{TO,n}) = K_p (2V_{out} - V_{IL} + V_{TO,p} - V_{DD})}$$

rearranging the terms obtained in V_{IL}

$$\boxed{V_{IL} = \frac{V_{IL} - 2V_{out} + V_{TO,p} - V_{DD} - \frac{K_n}{K_p} V_{TO,n}}{1 + \frac{K_n}{K_p}}}$$

V_{IL} is obtained numerically by solving eqⁿ 0

MOSFET as a Switch :-

Enhancement mode N-channel MOSFET is being used as a 'switch' • 'ON' & 'OFF'




Fig: MOSFET as a Switch.
⇒ The gate input voltage V_{GS} is taken to an appropriate positive voltage level to turn the device and therefore the lamp load either 'ON ($V_{GS} = +ve$)' or at zero voltage level that turns the device 'OFF' ($V_{GS} = 0V$).

⇒ If the resistive load of a lamp was replaced by an inductive load such as coil, solenoid or relay a 'flywheel diode' would be required in parallel with the load to protect the MOSFET from any self generated back emf.




Fig: MOSFET with terminals

IDEAL MOSFET SWITCH CHARACTERISTICS :-

When MOSFET is supposed to function as a switch.

- ⇒ In the ON condition there has to be current limitation that it carries.
- ⇒ In the OFF condition, blocking voltage level should not hold any kind of limitations.
- ⇒ When the device function in ON state, the voltage drop value should be near.
- ⇒ The resistance in OFF state should be infinite.
- ⇒ There should NO restrictions on the speed of operation.