
### **Unit 2: Combinational Circuits**

- Logic circuits for digital systems may be Combinational or Sequential.
- A combinational circuit consists of input variables, logic gates, and output variables.
  - Output of a Combinational Circuit at a given instance and for particular inputs depends only on the present inputs provided to the circuit at that particular time and has no relation with the previous outputs of the circuit.
  - Block Diagram of Combinational Circuit



#### 2-1. Combinational Circuit Design Steps

- Step 1: Analyse the problem statement to identify the no. of Inputs and Outputs
  - Step 2: After getting number of I/Ps and O/Ps, Name them as per functionality
  - Step 3: Draw the Truth table (O/Ps against all possible combination of I/Ps) as per the required function
  - Step 4: Use K-map or any other simplification method to get Optimized equations of all O/Ps in terms of I/Ps Implement or Realize the circuit as per equations

## 2-2. Analysis procedure


To obtain the output Boolean functions from a logic diagram, proceed as follows:

- 1. Label all gate outputs that are a function of input variables with arbitrary symbols. Determine the Boolean functions for each gate output.
  - Label the gates that are a function of input variables and previously labeled gates with other arbitrary symbols. Find the Boolean functions for these gates.
  - Repeat the process outlined in step 2 until the outputs of the circuit are obtained.
  - By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.

#### Example

 $F_2 = AB + AC + BC; T_1 = A + B + C;$   $T_2 = ABC; T_3 = F_2'T_1;$  $F_1 = T_3 + T_2$ 

 $F_1 = T_3 + T_2 = F_2'T_1 + ABC = A'BC' + A'B'C + AB'C' + ABC$ 



### Derive truth table from logic diagram

• We can derive the truth table in Table 4-1 by using the circuit of Fig.4-2.

Table 4-1 Truth Table for the Logic Diagram of Fig. 4-2

A	В	с	F <sub>2</sub>	<i>F</i> <sub>2</sub>	<i>T</i> <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	F <sub>1</sub>
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1

# 2-3. Design procedure

Table<sub>4-2</sub> is a Code-Conversion example, first, we can list the relation of the BCD and Excess-3 codes in the truth table.


Table 4-2


Truth Table for Code-Conversion Example

	Input	BCD		Out	tput Excess-3 Co				
A	B	c	D	w	x	y	z		
0	0	0	0	0	0	1	1		
0	0	0	1	0	1	0	0		
0	0	1	0	0	1	0	1		
0	0	1	1	0	1	1	0		
0	1	0	0	0	1	1	1		
0	1	0	1	1	0	0	0		
0	1	1	0	1	0	0	1		
0	1	1	1	1	0	1	0		
1	0	0	0	1	0	1	1		
1	0	0	1	1	1	0	0		

#### K-Maps

For each symbol of the Excess-3 code, we use i's to draw the map for simplifying Boolean function.





#### **Circuit implementation**

z = D'; y = CD + C'D' = CD + (C + D)' x = B'C + B'D + BC'D' = B'(C + D) + B(C + D)'w = A + BC + BD = A + B(C + D)





Fig. 4-4 Logic Diagram for BCD to Excess-3 Code Converter

8


# 2-4. Binary Adder-Subtractor

• A combinational circuit that performs the addition of two bits is called a Half Adder.

• The truth table for the half adder is listed below:




 $S = x'y + xy' = x \oplus y$ 



Bhoopesh Kumawat, Asst. Prof., JECRC Jaipur

C = xy

# **Implementation of Half-Adder**



#### Fig. 4-5 Implementation of Half-Adder

# **Full-Adder**


 One that performs the addition of three bits(two significant bits and a previous carry) is a Full Adder.


Table 4-4 Full Adder										
x	Y	z	с	s						
0	0	0	0	0						
0	0	1	0	1						
0	1	0	0	1						
0	1	1	1	0						
1	0	0	0	1						
1	0	1	1	0						
1	1	0	1	0						
1	1	1	1	1						

Bhoopesh Kumawat, Asst. Prof., JECRC Jaipur


11

# Simplified Expressions





12



S = x'y'z + x'yz' + xy'z' + xyzC = xy + xz + yz

# Full adder implemented in SOP




Fig. 4-7 Implementation of Full Adder in Sum of Products

13

#### Another implementation

Full-adder can also implemented with two half adders and one OR gate (Carry Look-Ahead adder).

 $S = z \bigoplus (x \bigoplus y) = z'(xy' + x'y) + z(xy' + x'y)'$ = xy'z' + x'yz' + xyz + x'y'zC = z(xy' + x'y) + xy = xy'z + x'yz + xy





Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate

14





# 2-5 Binary Parallel Adder

• This is also called Ripple Carry Adder ,because of the construction with full adders are connected in cascade.

Subscript i:	3	2	1	0	
Input carry	0	1	1	0	$C_i$
Augend	1	0	1	1	A
Addend	0	0	1	1	$B_i$
Sum	1	1	1	0	Si
Output carry	0	0	1	1	$\dot{C}_{i+1}$




Fig. 4-9 4-Bit Adder Bhoopesh Kumawat, Asst. Prof., JECRC Jaipur

# **Carry Propagation**

- Fig.4-9 causes a unstable factor on carry bit, and produces a longest propagation delay.
- The signal from C<sub>i</sub> to the output carry C<sub>i+1</sub>, propagates through an AND and OR gates, so, for an n-bit RCA, there are 2n gate levels for the carry to propagate from input to output.

Bhoopesh Kumawat, Asst. Prof., JECRC Jaipur

17

 Because the propagation delay will affect the output signals on different time, so the signals are given enough time to get the precise and stable outputs.

 The most widely used technique employs the principle of carry look-ahead to improve the speed of the algorithm.




Fig. 4-10 Full Adder with P and G Shown


#### **Boolean functions**

 $P_i = A_i \bigoplus B_i$  steady state value  $G_i = A_i B_i$  steady state value Output sum and carry  $S_i = P_i \bigoplus C_i$  $C_{i+1} = G_i + P_i C_i$ G<sub>i</sub> : carry generate P<sub>i</sub> : carry propagate C<sub>o</sub> = input carry  $C_1 = G_0 + P_0 C_0$  $C_2 = G_1 + P_1C_1 = G_1 + P_1G_0 + P_1P_0C_0$  $C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$ 

• C<sub>3</sub> does not have to wait for C<sub>2</sub> and C<sub>1</sub> to propagate.

#### Logic diagram of carry look-ahead generator

• C<sub>3</sub> is propagated at the same time as C<sub>2</sub> and C<sub>1</sub>.



### 4-bit adder with carry look ahead

#### • Delay time of n-bit CLAA = XOR + (AND + OR) + XOR




Fig. 4-12 4-Bit Adder with Carry Lookahead Bhoopesh Kumawat, Asst. Prof., JECRC Jaipur


21

### **Binary subtractor**

#### M = 1 Subtractor

M = o Adder

22






# 2-6 Decimal adder

BCD adder can't exceed 9 on each input digit. Maximum value of addition of two BCD digits is 19 and K is the carry.

Binary Sum				BCD Sum					Decimal	
ĸ	Z8	Z4	Z <sub>2</sub>	Z <sub>1</sub>	C	S <sub>8</sub>	<b>S</b> 4	Sz	S1	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	- 1	1	1	0	0	• 0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

# Rules of BCD adder

- When the binary sum is greater than 1001 (9), we obtain a nonvalid BCD representation.
  - The addition of binary 6 (ono) to the binary sum converts it to the correct BCD representation and also produces an output carry as required.
- To distinguish them from binary 1000 and 1001, which also have a 1 in position Z<sub>8</sub>, we specify further that either Z<sub>4</sub> or Z<sub>2</sub> must have a 1.



 $C = K + Z_8 Z_2 + Z_8 Z_4$ 

when c=1 i.e. Sumvalue is exceeding the lineit (9) to get back the value into lineit of BCD, we have add 0110 (6).

## **Implementation of BCD adder**

• A decimal parallel adder that adds n decimal digits needs n BCD adder stages. • The output carry from one stage must be connected to the input carry of the next higher-order stage.





Fig. 4-14 Block Diagram of a BCD Adder

# 2-7. Binary multiplier

Usually there are more bits in the partial products and it is necessary to use full adders to produce the sum of the partial products.




27

# 4-bit by 3-bit binary multiplier

 For J multiplier bits and K multiplicand bits, we need (J x K) AND gates and (J – 1) K-bit Adders to produce a product of J+K bits.

K=4 and J=3, we need 12
 AND gates and two 4-bit adders.




28

## 2-8. Magnitude comparator

 The equality relation of each pair of bits can be expressed logically with an exclusive-NOR function as: A = A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub> B = B<sub>3</sub>B<sub>2</sub>B<sub>1</sub>B<sub>0</sub>

 $x_i = A_i B_i + A_i' B_i'$ for i = 0, 1, 2, 3

 $(\mathbf{A} = \mathbf{B}) = \mathbf{X}_3 \mathbf{X}_2 \mathbf{X}_1 \mathbf{X}_0$ 




29

# Magnitude comparator

 We inspect the relative magnitudes of pairs of MSB. If equal, we compare the next lower significant pair of digits until a pair of unequal digits is reached.

If the corresponding digit of A is 1 and that of B is o, we conclude that A>B.

(A>B) = $A_{3}B'_{3}+x_{3}A_{2}B'_{2}+x_{3}x_{2}A_{1}B'_{1}+x_{3}x_{2}x_{1}A_{0}B'_{0}$ (A<B) = $A'_{3}B_{3}+x_{3}A'_{2}B_{2}+x_{3}x_{2}A'_{1}B_{1}+x_{3}x_{2}x_{1}A'_{0}B_{0}$ 





# 2-9. Decoders

The decoder is called n-to-m-line decoder, where
 m<2'.</li>


 The decoder is also used in conjunction with other code converters such as a BCD-to-seven segment decoder.

 3-to-8 line decoder: For each possible input combination, there are seven outputs that are equal to 0 and only one that is equal to 1.

#### Implementation and truth table

Table 4-6 Truth Table of a 3-to-8-Line Decoder

	Input	s	Outputs								
x	y	z	Do	Dı	Dz	$D_3$	D <sub>4</sub>	Ds	D <sub>6</sub>	D,	
0	0	0	1	0	0	0	0	0	0	0	
0	0	1	0	1	0	0	0	0	0	0	
0	1	0	0	0	1	0	0	0	0	0	
0	1	1	0	0	0	1	0	0	0	0	
1	0	0	0	0	0	0	1	0	0	0	
1	0	1	0	0	0	0	0	1	0	0	
1	1	0	0	0	0	0	0	0	1	0	
1	1	1	0	0	0	0	0	0	0	1	




Bhoopesh Kumawat, Asst. Prof., JECRC Jaipur

33

# Decoder with enable input

- Some decoders are constructed with NAND gates, it becomes more economical to generate the decoder minterms in their complemented form.
- As indicated by the truth table , only one output can be equal to o at any given time, all other outputs are equal to 1.



#### 3-to-8 decoder with enable input i.e. a 4-to-16 decoder




Fig. 4-20  $4 \times 16$  Decoder Constructed with Two 3  $\times$  8 Decoders

# Implementation of any Function with a Decoder

- Example: Full-AdderIn form of minterms,
  - Sum S(x, y, z) =  $\sum(1, 2, 4, 7)$  and C(x, y, z) =  $\sum(3, 5, 6, 7)$




Fig. 4-21 Implementation of a Full Adder with a Decoder Bhoopesh Kumawat, Asst. Prof., JECRC Jaipur

36

### 2-10. Encoders

An Encoder is the Inverse operation of a Decoder.
We can derive the Boolean functions by table 4-7

 $x = D_4 + D_5 + D_6 + D_7$ 

Table 4-7 Truth Table of Octal-to-Binary Encoder

Inputs								Outputs		
$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	x	у	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

Bhoopesh Kumawat, Asst. Prof., JECRC Jaipur

37

### Priority encoder

• If two inputs are active simultaneously, the output produces an undefined combination. We can establish an input priority to ensure that only one input is encoded.

 Another ambiguity in the octal-to-binary encoder is that an output with all o's is generated when all the inputs are o; the output is the same as when D<sub>o</sub> is equal to 1.

 The discrepancy tables on Table 4-7 and Table 4-8 can resolve aforesaid condition by providing one more outpu to indicate that at least one input is equal to 1.

## **Priority encoder**


# Table 4-8 Truth Table of a Priority Encoder


	Inp	uts	Outputs			
Do	Dı	D2	D <sub>3</sub>	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

V=o→no valid inputs V=1→valid inputs X's in output columns represent don't-care conditions
X's in the input columns are useful for representing a truth table in condensed form.
Instead of listing all 16

minterms of four variables.

4-input Priority Encoder






40

### $y = D_3 + D_1D'_2$ V = Do + D1 + D2 + D3

 $\mathbf{x} = \mathbf{D2} + \mathbf{D3}$ 




### 2-11. Multiplexers


 $S = o, Y = I_o$ Truth Table  $\rightarrow$ SY $Y = S'I_o + SI_1$  $S = 1, Y = I_1$ o $I_o$ 

1


I,

42






## 4-to-1 Line Multiplexer



## Quadruple 2-to-1 Line Multiplexer

Multiplexer circuits can be combined with common selection inputs to provide multiple-bit selection logic. Compare with Fig 4-24.



44

### **Boolean function implementation**


#### Implementation Types

- Type-o: MUX Size will be M x 1 with M=2<sup>n</sup> inputs and n select lines (with inputs from I<sub>o</sub> to I<sub>M</sub> having the value same as output i.e. o or 1 as per the function definition).
- Type-1: MUX Size will be M x 1 with M=2<sup>(n-1)</sup> inputs and (n-1)
   select lines (with Inputs from I<sub>o</sub> to I<sub>M</sub> having the values as per the Implementation Table.
- Type-2: MUX Size will be M x 1 with M=2<sup>(n-2)</sup> inputs and (n-2) select lines (with Inputs from I<sub>o</sub> to I<sub>M</sub> having the values as per the solution obtained for each I using K-map.


• Type-3 and ... : With the same above specified logic.


### Function Implementation through MUXs

### Exampe: $F(A, B, C, D) = \Sigma(1, 3, 4, 11, 12, 13, 14, 15)$



## **Type-O** Implementation







### Type-1 Implementation

Type-1 Juplementation Mux Size -> 2 × 1 1.e. 8×1 with select lines - 3 Any 3-variables will be connected to these selectlines Inputs will be Remaining I variable will I to I7 be used to apply in I/Ps. with the use of Implementation-Table

4-Possibilities 1> A as Input Implementation Table Ā (4) 10 01 2 8 (5) (3) 12 A 0 Ā 0 1 1 A A A 2) B as Juput Juplamentation Table Io II I2 I3 I4 IS I6 I7 0 1 2 3 8 9 10  $(\Pi)$ B 5 6 4 7 2 в (4)(3) 15 B 0 B B в B 1 B

3) C as Imput Juplamentation Table 4) D as Input D D 3 5 7 9 **B** 5  $\bigcirc$ DDD 0 D 0







### Type-2 Implementation

Type-2 Implementation Mux Size -> 2 × 1 ie. 4×1 with select lines - 2 2 Variables will be used as Inputs and remaining 2. will be used as selectling. Inputs will be Io to I3 6-Possibilities C, D- Selact lines 6) B, D-) I/R A, C-) SI 1> A, B -> Juputs 27 B, C > Inputs  $A, D \rightarrow$ H. 3) C, D > Inputs A,B-> 11 4) A, C -> Imputs 5) A, D -> Imputs B,D-> U BICH 11 53

4) 
$$A, C \rightarrow Juputs$$
  
 $B, D \rightarrow Select Unes$   
 $4-combinations co.r.t.$   
 $I_0 \rightarrow BD = 00$   
 $I_1 \rightarrow BD = 01$   
 $I_2 \rightarrow BD = 10$   
 $I_3 \rightarrow BD = 11$ 




54



### 2-12. Demultiplexer

 A decoder with an enable input is referred to as a decoder/demultiplexer.

The truth table of demultiplexer is the same with decoder.



### 2-13 Three-State Gates

• A multiplexer can be constructed with three-state gates.






Fig. 4-29 Graphic Symbol for a Three-State Buffer

57





### 2-14 Parity Generator and Checker

Parity Generator  
3-bits x y z Pe/Pe  

$$P_e = x \oplus y \oplus z = x \odot y \odot z$$
  
 $P_o = x \oplus y \odot z = x \odot y \oplus z$   
Parity Checker  
wr.t. 3-bits  $\rightarrow$  4-bit checker x y z Pe/Pe Ce/Ce  
 $C_e = x \oplus y \oplus z \oplus p$   
 $C_o = x \odot y \odot z \odot p$ 

