

# Jaipur Engineering College & Research Centre, Jaipur

# Lecture Notes 3EE4-06: Analog Electronics ACADEMIC SESSION 2020-21

Prepared By: Jisha Varghese



## VISION OF ELECTRICAL ENGINEERING DEPARTMENT

Electrical Engineering Department strives to be recognized globally for outcome based knowledge and to develop human potential to practice advance technology which contribute to society.

## MISSION OF ELECTRICAL ENGINEERING DEPARTMENT

- M1. To impart quality technical knowledge to the learners to make them globally competitive Electrical Engineers.
- M2. To provide the learners ethical guidelines along with excellent academic environment for a long productive career.
- M3. To promote industry-institute relationship.



#### **PROGRAM OUTCOMES**

- 1. Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems in Electrical Engineering.
- **2. Problem analysis:** Identify, formulate, research literature, and analyze complex engineering problems reaching substantial conclusions using first principles of mathematics, natural sciences, and engineering sciences in Electrical Engineering.
- **3. Design/development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations using Electrical Engineering.
- **4. Conduct investigations of complex problems:** Use research based knowledge and research methods including design of experiments, analysis and interpretation of data and synthesis of the information to provide valid conclusions using Electrical Engineering.
- **5. Modern tool usage:** Create, select and apply appropriate techniques, resources, and modern engineering and EE tools including prediction and modeling to complex engineering activities with an understanding of the limitations in EE.
- 6. The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice using EE.
- 7. Environment and sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of EE and need for sustainable development in EE.
- **8.** Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice using EE.
- **9. Individual and team work:** Function effectively as an individual and as a member or leader in diverse teams, and multi-disciplinary settings in EE.
- **10. Communication:** Communicate effectively on complex engineering activities with the engineering community and society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations and give and receive clear instructions.
- **11. Project management and finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage EE projects and in multi-disciplinary environments.
- **12. Life-long learning:** Recognize the need for and have the preparation and ability to engage in independent and lifelong learning in the broadest context of technological changes needed in EE.



# **COURSE OUTCOMES:**

On successful completion of the course, the students will be able to: -

CO1	Understand the characteristics of Diodes, concepts behind the Clippers, and Clampers. Design and analysis of various rectifier and amplifier circuits
CO2	Analyze the characteristics of current flow in a bipolar junction transistor and MOSFET & different electronic devices such as Amplifiers
CO3	Understand the dynamics of Linear & Non Linear Devices



# Syllabus



#### RAJASTHAN TECHNICAL UNIVERSITY, KOTA SYLLABUS

2<sup>nd</sup> Year - III Semester: B.Tech. (Electrical Engineering)

#### **3EE4-06: Analog Electronics**

Credit: 3 3L+0T+0P

#### Max. Marks: 150 (IA:30, ETE:120) End Term Exam: 3 Hours

SN		Hours
1.	Diode circuits P-N junction diode, I-V characteristics of a diode; review of half-	
	wave and full-wave rectifiers, Zener diodes, clamping and clipping	4
	circuits.	
2.	BJT circuits Structure and I-V characteristics of a BJT; BJT as a switch. BJT as an amplifier: small-signal model, biasing circuits, current mirror; common-emitter, common-base and common collector amplifiers; Small signal equivalent circuits, high-frequency equivalent circuits.	8
3.	MOSFET circuits MOSFET structure and I-V characteristics. MOSFET as a switch. MOSFET as an amplifier: small-signal model and biasing circuits,	8
	common-source, common-gate and common-drain amplifiers; small signal equivalent circuits - gain, input and output impedances, transconductance, high frequency equivalent circuit.	_
4.	Differential, multi-stage and operational amplifiers Differential amplifier; power amplifier; direct coupled multi-stage amplifier; internal structure of an operational amplifier, ideal op- amp, non-idealities in an op-amp (Output offset voltage, input bias current, input offset current, slew rate, gain bandwidth product)	8
5.	Linear applications of op-amp Idealized analysis of op-amp circuits. Inverting and non-inverting amplifier, differential amplifier, instrumentation amplifier, integrator, active filter, P, PI and PID controllers and lead/lag compensator using an op-amp, voltage regulator, oscillators (Wein bridge and phase shift). Analog to Digital Conversion.	8
6.	Nonlinear applications of op-amp Hysteretic Comparator, Zero Crossing Detector, Square-wave and triangular-wave generators, Precision rectifier, peak detector. Monoshot	6
TOTAL		

Office of Dean Academic Affairs Rajasthan Technical University, Kota



Unit: 2

**Chapter: BJT Circuits** 



PAGE NO Unit-2 (BJI cincuita) BJI- (Bipolan Junction Transiston) is a two junctions bi-polan, 3-termial device which is basically used as an amplifier when working in active mode and working as a switch when working in cut off os saturation mode. C C Construction-It has 2 junction (J, and J2), three c terminal device. The current is curried either by holes c On electrons (Bipalan -> both e & holes participates in injection e process) C The 3 terminals formed are Emitter (E), Base (B) and collector (C). C C It is of two types C C O NPN PNP 0 C C J,  $J_2$ J, J2 C E C 6 B PNP Transistor NPN Teranoistor B-C 1c EE DEPARTMENT Page 7



Ver VCE F E IC Ir. C IL C-VBE IB IB VCB BE R B Symbol. Transitor has 3 layers Most heavily doped. It emits charges DEmitter: 2) Base - Central partion of transistor Dobing level 8 1) Loncentration of charge carriers in base waite be is less (due to low doping), hence the secombination rate decreases and the amount of charge carriers entering into collector increases 3 2) With this base, the charges injected from emitter will come in contact with lesser number of opposite Charge carriers of base and recombination rale will decrease. Resultivity ~ Dopinglevel Small crosssection area of base, maximum presistance. 3) Collector - Size of collector is larged due to 1) No. of charge averiers, increases with size of collector 2) Transistor amplification factor as BI with Finnumbs of collected charges 3) Heat generated across collector Junction is more,



More heat can be dissipated to ambient if collectors of is if bigger Size. Open Circuited Transistar-アアアアア -E. 4 € 8-1 € -C Ē Depletion layers Width of depletion layer is inversely proportional to doping concentration. Hence peneration of depletion layer is more in base. Operating region a) Active Region -: E-B -> F.B, B-C -> R.B, IC = B. Ib b) Cut-off Region -: Both junction are neverse biased ( Ic=I(sat) C) Saturation Region - Both junctions are F.B (Fully ON) Jc=0 Thansiston Operation-N-P-N Let us consider a Berry transistor such that E-B function is F.B & C-B junction is R.B. Since the E-B junction is forward biased, the depletion layer between E-B Junction disappears **EE DEPARTMENT** Page



PAGE NO. : DATE: / / C F AJC. LE e forom emitter junctions repelles the -ve terminal of battery and diffuse into base. To a small amount recombination occurs at Base junction due to which a small amount of Base current flows through the ckt (UA). C-B function is reverse biased, hence the eremaining e in base region are allocated towards collector and hence collector current To places. IE = IB+IC Current Gains -Ratio ob collector current Ic to emitter current IF Xdr = TC IF & vouies from 0.90 to 0.998. Xac = DIC DIE Versconstant rage IU



999999 PAGE NO. DATE 1 1 ∴ ×ac = ×ac = ×. (Short circuit current amplification factor) 0 Beta(B) 2) Ratio of collector current (Ic) to base 0 avoient (IB) 0 C Bdc = Ic B sanges from or 50 to more or Irs C than 400. C 0-Pacz DIC 1 1 1 0 AIBURE constant Par = Bar = B (current amplification factor) tween x & B AIBURE Constant AIBURE Constant Consta AIB MERZ constant Relation between ~ BB 0 B=AIC AID x 2 <u>SIC</u> SIR 0 19 6 Now 0 IE = IB+IC 0 0 . STB = STE - ATC 

Page 11



222222222 PAGE NO. DATE : B= A IC Sub the Value of SIB is above equation AIC/AIE Bz 1 Ic AIC 1 AIF - AIC ALG 0 1 B-2 1 - 2 0 0 114 0 B 2 = 0 +B 0 0 0 Early Effect (Base Width Modulation) 000 Indepletion La » Depletioner Jimewa 32 Jew B-J2 WB ß P 12 Q 12 0 6. 8. -6 Q T- VBB at, at, 0 Vec 0 VBB 0 0 Increasing reverse bias across collector base junctio reduces effective electrical width of base. This is called Early Effect. 0 0 0



PAGE NO. DATE : From the above figure, let W be the width of depletion layer which is dependent on the concentration of doping N and applied surverse Voltage VR. Thickness of depletion layer W~ (Vr+VR) Vr = Cutin voltage Thac Ate Con Thickness of depletion layer ~ 1 Where N = concentration of depiny N = NA for P-type = No for N type, For unbiased junction J2. Width of depletion layer is (6,+62) Effective electorical base width WB= WB-t, (The effective electorical base width is termed as base width Li > part of depletion layer penetrated into the bas, t, > part of depletion layer penetrated into the collector. ti»ty (Since base is lightly doped in comparison with collector) with increase in reverse bias b' and 'to increases la t, + AL, 8 t2+ Ot, resp.



10 PAGE NO. 10 DATE : 1 Now st, >> st, (dopping of level of collectors is much higher than 15 base) 15 10 effective electrical base width W'B = WB - (E, + St.) 1 1 With Tim R.B, thickness of depletion width increases and 1 it penetrales into base and collector region but pen. is much larger than the collector etration into base sugion region and effective electrical base width is reduced to --WB -WB = WB - (E, + OE,) -0 -0 Change of reverse bias at collector junction modulates -(change) the effective electorical width of the base, this is known as Base width modulation or Early effect -0 -0 Coupling Capacitor (Cc) -0 > Used to couple of one stage to it of next stage It offers very high impedance to D. C and very low -0 impedance to A.C. slg -0 - If not done the bias condition of next stage will be drastically changed due to shunting affect of Re. 0 Re comes in parcellel with i/p imp of vert stage, altering 99 the bicesing condition 99 -> Cc isolates D. C. of one stage from next stage, but allows the passage of ACSIS 0



C Emitter Bypass Capacitor (Cc) С С -) It is used to bypass emitter subsistance RE for AC-SIS. C Voltage derop (IERE) across RE is a -ve feedback to i /P c/ct, hence gain reduce. C C -> In order to avoid the decrease in the gain IE should not G be bypassed through RE. The CE connected in parallel with G RE behaves as short clet, IE is bypassed through S.C. G path and voltage drop (IFRE) is reduced to zero C C - Hence overall A.C. - Grun increases О C CE -> Large enough sother actas SC -> Low free. C OC-> Jan DCS, C 0 BJTas Switch-0 0 Ic1 9 IB = JB(Sat) Va (1) - saturation ( closed switch) 0 R 12) t cut off (open Switch) .2 Va Ver of characteristics of transistor Let m be the slope Slope(m) 2 dIc (veryhigh) the . **EE DEPARTMENT** Page 15



N 1 V of resistance of transistor, Ro = dVe = 1 - 0 0 1 V therefore transistor offers zero resistance in saturation T segion and act like a closed switch 1 1 When Base current (IB) is zero, the point of operation To of transistor will be point (2). m=0 --- 00  $R_0 = dV_c = 1$  $dI_c = m$ -Transiston offers very high impedance and acts like an open switch in cut off region. ---+Vcc when To is zero, transisty is cutoff, collector current (Ic) is zero. 8 Vo = Vcc. -0 C No F IB (1 -0 t? 20 Mence the Circuit is +Vcc 66661 C RB o-m Vo2Vcc 2 0 -0



L PAGE NO C C When Is is equal to Igisal, the transistor is driven into Sat wration and Ic is max, and equal to Viel R. C C Voz Vic- Icke zo (S. Conclosed switch) C C + Vcc C C 12c Res C C C C RD ħ C Vozov E С C C C BJIas Amplifier C G TVIC SIC 6 ę 1-+ Weak AC Sy. Re No=V1=IcRc VBE SF -14 Vi Ic9 VAD\_ 6 (5-) RB A transistor is used to transfer weak sly from low if resistive cht to high of resistive circuit. 6 1 C



5 15 Transistor is operated in active region with the help of biasing bratteries VBB & Vcc. The ilpsilg is explired across 13 Base (B) and emitter (E) while of is taken across Rc 0 10 As we know, that the if reesistance is low, due to Which 13 there is a change in Ir when a small change is i/Ps/g accurs. 1 5 This change in Tr cause a large change in Ic, by relation --IC = BIB -0 -Due to which their is a large drop a cross Re & Hence a weak slg is being amplified --0 Derivation -0 Let Vs be the ACSIJ. Let Vi be the i/p s/s applied -0 between & Base (B) and Emitter (E) -0 -0 Vi= VS+ VBB VBB -> DC biasing -0 battery. 0 Let avi be the change in the ip sty. 5 5 AViz Vs. 9 99 Let Ir -> D. C component ic -> A.C. Component -0 Hence variation in collector current will be only 2 due to A.C. component (ic) 0 AIc=ie 0



368898 PAGE NO. : DATE : AVL = - AICRe - icRe Voltagegain = <u>A O/P Voltz</u> <u>A cop i/P voltz</u> T 0 Ar = AVL = -liRc = - BibRe T **DV**i Ve C 0 2 - <u>BRC</u> 2 - <u>BRC</u> Vslib 916 6 C Ab z Vs z stp base circuit resistance) 0-0 C B>>1, Rc>>94 0 9 Av >>! Hence transiston act like an amp. 9999 -• -0 4 A 



PAGE NO 6 DATE Biasing of BJI -1 \* Transistor operates mainly in linear region of 0/p characteristics, where 0/p voltage is linear function 6 0 of i/p voltage. 1 13 Base Bias (Fixed Bias)
 O Base Bias (Fixed Bias)
 O Yoltage clivideor Bias (Self Bias or Emitter Bias)
 O Yoltage Feedback Bias or Self Bias) (ollector Feedback) -0 -0 Fixed Bias (Base Bias) -0 -0 + Vcc. -0 -0 FdfRe TB -0 RB Cc AC 5666666666 C olp slg Cc jp jr E a Oku Assumptions -Coupling capacitors are open circuited.
 Remove all AC sources
 Applying the above assumption in the circuit.



	PAGE NO. :	- 07
9 + Vcc	DATE : / /	
		C
International In		C C
		Ø
		0
		0
BPI		Ø
The States		
VSE - FZ -	1 1 2	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Seperating i/p & O/p c/cts.		
+Vcc Vcc		0
		Or,
- JERB IELERC		999999
Is (		0
		0
		0
t B VCB		9
BENE		9
		0
A B H H		9
1) Base emitter CKI.		
		6
	C ANNO	
kit Inskra		~
P	)	9999999
te Van		-
		A
		Q



DATE : 5 Applying KVL in clock wise disection. 5 + VCC - JBRB - VBE = 0 VCC-VREZ ZBRB - TB= VCC-VBF -0 RB O collector Emitter Loop -Re Zera Vce As we know TC=BJB-0 V Vers 3 Z Applying KVL across O/P + VCC = ICRC - VCE 20 ) 3 VCE = VCC-ICRC 3 3 3 VCE ranalso be wouthen as VCE = VC - VE ) ) Since Emiller (E) is geround VE = 0  $V_{CE} = V_{C}$ 114 VBE = VB - VE VBE VB



Voltage Divider Bias ~ Independent of B of transistor. \* Resiston R, and R, forms the voltage clivider circuit-Biasing voltage Vcc is divided into two parts and voltage drop V, across R, is applied between base and emitter to forward bias the emitter base jumittes \* Biasing voltage is obtained through voltage divides circuitcircuit. 8889 Analysisand AC s/g is being removed. The circuit simplified as +Vcc +Vcc + Vec +Vic Re R, R Vec. C R + R, ß 2 Æ B B F Ri E R2 V RE ER, RE REZ **EE DEPARTMENT** Page 23



q+Vcc 3 PAGE NO. ξRc DATE: / / RT B Vic RE R 0 0 0 0 Thevenin 0 0 RTH = (Thevenin Resistance) = R, 11R2 = RTH 0 0 I 2 Vcc ETH = VQ2 = IR2 = VCC.R2 = VTH 0 RitR,  $R_1 + R_2$ 0 0 0 Thevenized accuit +VCC 0 Rc 0 T Yere 0 TBB 0 VTH Vorz E T 0 RTH SRE ξ D JER 0 3 9 9 9 



Mathematical Analysis-Applying KUL to the base Corcent. -TBRH + VH - VBE - JERE = 0 -0 Since IF= IB+I, 8 Ic= BIR (TE - IB(IFB)) Sub. this Value ineq. D -TBR++++++ - VBF - JB(1+B)RE 20 VIH = VBE + TR [RHA + (I+B)RE] TB - VTH - VBE [RTH + (1+B)RE] Icz BTB B VIH - VBE [RTH+ + (I+B)RE] Vth - VBE RE + RE+RH B>>1 ⇒ RE>> RE+RHL Ica = Ic = VIH - VOF




DATE · · VIL >> VBE Jce = VTH Re VCEQ = VCE = VCC - JERE - JERE  $= V_{II} - I_{I}(R_{C} + R_{E})$ VCB = VCC - JCG (RC+RE) Collector Feedback Bias (Voltage Feedback Bias or Self Bias) + Vic IC'SRC RB C Vez Vec-Je; Re Th E \* RB helps in compensating the variation in Ic due to change in temperature. B1 with subsein temperature.




#### **Common Base Amplifier:**

The common base amplifier circuit is shown in **Fig.** The  $V_{EE}$  source forward biases the emitter diode and  $V_{CC}$  source reverse biased collector diode. The ac source  $v_{in}$  is connected to emitter through a coupling capacitor so that it blocks dc. This ac voltage produces small fluctuation in currents and voltages. The load resistance  $R_L$  is also connected to collector through coupling capacitor so the fluctuation in collector base voltage will be observed across  $R_L$ . The dc equivalent circuit is obtained by reducing all ac sources to zero and opening all capacitors. The dc collector current is same as  $I_E$  and  $V_{CB}$  is given by

$$V_{CB} = V_{CC} - I_C R_C.$$




These current and voltage fix the Q point. The ac equivalent circuit is obtained by reducing all dc sources to zero and shorting all coupling capacitors. r'e represents the ac resistance of the diode as shown in **Fig.** 





the diode curve relating  $I_E$  and  $V_{BE}$ . In the absence of ac signal, the transistor operates at Q point (point of intersection of load line and input characteristic). When the ac signal is applied, the emitter current and voltage also change. If the signal is small, the operating point swings sinusoidally about Q point (A to B).



If the ac signal is small, the points A and B are close to Q, and arc A B can be approximated by a straight line and diode appears to be a resistance given by

$$r'_{e} = \frac{\Delta \forall BE}{\Delta IE} \bigg|_{small change}$$
$$= \frac{\forall be}{ie} = \frac{acvoltageacrossbaseandemitter}{accurrent through emitter}$$

If the input signal is small, input voltage and current will be sinusoidal but if the input voltage is large then current will no longer be sinusoidal because of the non linearity of diode curve. The emitter current is elongated on the positive half cycle and compressed on negative half cycle. Therefore the output will also be distorted.

 $r'_e$  is the ratio of  $\Delta V_{BE}$  and  $\Delta I_E$  and its value depends upon the location of Q. Higher up the Q point small will be the value of r' e because the same change in V<sub>BE</sub> produces large change in I<sub>E</sub>.

$$r'_e = 25 mV / I_E$$




#### **Small Signal CE Amplifiers**


CE amplifiers are very popular to amplify the small signal ac. After a transistor has been biased with a Q point near the middle of a dc load line, ac source can be coupled to the base. This produces fluctuations in the base current and hence in the collector current of the same shape and frequency. The output will be enlarged sine wave of same frequency.

The amplifier is called linear if it does not change the wave shape of the signal. As long as the input signal is small, the transistor will use only a small part of the load line and the operation will be linear.

On the other hand, if the input signal is too large. The fluctuations along the load line will drive the transistor into either saturation or cut off. This clips the peaks of the input and the amplifier is no longer linear.



The coupling capacitor ( $C_C$ ) passes an ac signal from one point to another. At the same time it does not allow the dc to pass through it. Hence it is also called blocking capacitor.



The ac voltage at point A is transmitted to point B. For this series reactance  $X_C$  should be very small compared to series resistance Rs. The circuit to the left of A may be a source and a series



resistor or may be the Thevenin equivalent of a complex circuit. Similarly  $R_L$  may be the load resistance or equivalent resistance of a complex network. The current in the loop is given by


$$i = \frac{v_{in}}{\sqrt{(R_s + R_L)^2 + X_c^2}}$$
$$= \frac{v_{in}}{\sqrt{R^2 + X^2}}$$

## Analysis of CE amplifier:

In a transistor amplifier, the dc source sets up quiescent current and voltages. The ac source then produces fluctuations in these current and voltages. The simplest way to analyze this circuit is to split the analysis in two parts: dc analysis and ac analysis. One can use superposition theorem for analysis .

#### AC & DC Equivalent Circuits:


For dc equivalent circuit, reduce all ac voltage sources to zero and open all ac current sources and open all capacitors.



AC Load line:

Consider the dc equivalent circuit






Assuming  $I_C = I_C(approx)$ , the output circuit voltage equation can be written as

$$\begin{array}{l} \bigvee_{CE} = \bigvee_{CC} - I_{C}(R_{C} + R_{E}) \\ \text{and} \qquad I_{C} = - \frac{\bigvee_{CE}}{R_{C} + R_{E}} + \frac{\bigvee_{CC}}{R_{C} + R_{E}} \\ \qquad & \bigvee_{CE} = 0, \quad I_{C} = \frac{\bigvee_{CC}}{R_{C} + R_{E}} \\ \text{and} \qquad I_{C} = 0, \quad \bigvee_{CE} = \bigvee_{CC} \end{array}$$
 (E-51)

The slop of the d.c load line is


When considering the ac equivalent circuit, the output impedance becomes  $R_C \parallel R_L$  which is less than  $(R_C+R_E)$ . In the absence of ac signal, this load line passes through Q point. Therefore ac load line is a line of slope (-1 / ( $R_C \parallel R_L$ )) passing through Q point. Therefore, the output voltage fluctuations will now be corresponding to ac load line as shown in <u>fig.</u> Under this condition, Q-point is not in the middle of load line, therefore Q- point is selected slightly upward, means slightly shifted to saturation side.





#### Voltage gain:

To find the voltage gain, consider an unloaded CE amplifier. The ac equivalent circuit is shown in **<u>fig</u>**. The transistor can be replaced by its collector equivalent model i.e. a current source and emitter diode which offers ac resistance  $r'_{e}$ .



The input voltage appears directly across the emitter diode

Therefore emitter current  $i_e = V_{in} / r'_e$ .

Since, collector current approximately equals emitter current and  $i_c = i_e$  and  $v_{out} = -i_e R_c$  (The minus sign is used here to indicate phase inversion)

Further  $v_{out} = -(V_{in} R_C) / r'_e$ 

Therefore voltage gain  $A = v_{out} / v_{in} = -R_C / r'_e$ 

The ac source driving an amplifier has to supply alternating current to the amplifier. The input impedance of an amplifier determines how much current the amplifier takes from the ac source.

In a normal frequency range of an amplifier, where all capacitors look like ac shorts and other reactance are negligible, the ac input impedance is defined as



 $z_{in} = v_{in} / i_{in}$ 

Where vin, iin are peak to peak values or rms values

The impedance looking directly into the base is symbolized  $z_{in (base)}$  and is given by

Z in(base) = vin / ib,

Since,  $v_{in} = i_e r'_e$ 

From the ac equivalent circuit, the input impedance  $z_{\text{in}}$  is the parallel combination of  $R_1$  ,  $R_2$  and  $\beta$ 


$$\mathbf{r'e.} \ \mathbf{Z_{in}} = \mathbf{R_1} \parallel \mathbf{R_2} \parallel \mathbf{\beta} \ \mathbf{r'e}$$

The Thevenin voltage appearing at the output is

 $v_{out} = A v_{in}$ 


The Thevenin impedance is the parallel combination of  $R_C$  and the internal impedance of the current source. The collector current source is an ideal source, therefore it has an infinite internal impedance.

$$z_{out} = R_C$$
.





**Two port network** is a pair of two terminal electrical network in which, current enters through one terminal and leaves through another terminal of each port. Two port network representation is shown in the following figure.



Here, one pair of terminals, 1 & 1' represents one port, which is called as **port1** and the other pair of terminals, 2 & 2' represents another port, which is called as **port2**.

There are **four variables**  $V_1$ ,  $V_2$ ,  $I_1$  and  $I_2$  in a two port network as shown in the figure. Out of which, we can choose two variables as independent and another two variables as dependent. So, we will get six possible pairs of equations. These equations represent the dependent variables in terms of independent variables. The coefficients of independent variables are called as **parameters**. So, each pair of equations will give a set of four parameters.

#### h-parameters

We will get the following set of two equations by considering the variables  $V_1 \& I_2$  as dependent and  $I_1 \& V_2$  as independent. The coefficients of independent variables,  $I_1$  and  $V_2$ , are called as **h-parameters**.

$$V_1 = h_{11}I_1 + h_{12}V_2$$
$$I_2 = h_{21}I_1 + h_{22}V_2$$

The h-parameters are

$$h_{11} = \frac{V_1}{I_1}, when V_2 = 0$$
  
 $h_{12} = \frac{V_1}{V_2}, when I_1 = 0$   
 $h_{21} = \frac{I_2}{I_1}, when V_2 = 0$   
 $h_{22} = \frac{I_2}{V_2}, when I_1 = 0$ 



h-parameters are called as **hybrid parameters**. The parameters,  $h_{12}$  and  $h_{21}$ , do not have any units, since those are dimension-less. The units of parameters,  $h_{11}$  and  $h_{22}$ , are Ohm and Mho respectively.

We can calculate two parameters,  $h_{11}$  and  $h_{21}$  by doing short circuit of port2. Similarly, we can calculate the other two parameters,  $h_{12}$  and  $h_{22}$  by doing open circuit of port1.

The h-parameters or hybrid parameters are useful in transistor modelling circuits (networks).



#### BJT AMPLIFIERS

### H-Panameter Representation of a Transistor

# 

Here input voltage Vi and output connent to are the dependent variables.

Input current II and output voltage vo ane Independent Vaniables.

$$V_i = f_1 \left( I_1, V_0 \right)$$
$$I_0 = f_1 \left( I_1, V_0 \right)$$


This can be written in the equation form as follows

$$V_i = h_{11} T_i + h_{12} V_0$$

Io = h11 Ii + h22 Vo

The above equation can also be written using alphabetic notations








Based on above two equations the equivalent circuit on Hybrid Model for transistor can be drawn. IO <-hi  $h_{\pi}v_{0} \stackrel{+}{\frown} \stackrel{+}{\frown} \stackrel{+}{\frown} h_{f} I_{i}$ sho Advantages (on) Benifits' of h-panameters 1) Real numbers at audio frequencies 2) Easy to measure 3) can be obtained from the transistor static chanacteristic curves. 4) convinient to use in circuit analysis and design. 5) Easily convertable from one configuration to other 6) most of the transistor manufacturers sepecify the h-parameters. H parameter model for CE configuration iet us consider the common emitter configuration shown in figure below the Vaniables Ib, Ic, Vb and Vc represent total instantaneous connents and Voltages, K Fig: simple common emitter configuration




HERE ID - INPOT COMENT Vo - INPUT Voltage Ic - output current Ve - output Voitage h-parameter model for common emitter configuration is shown in figure below.  $B + hie \rightarrow Ib \qquad --- \\ \uparrow \qquad + \\ V_b \qquad hne Vc \qquad + \\ \cdot \qquad - \qquad + \\ \downarrow \qquad hne Ib \qquad hoe \qquad V_e \qquad + \\ \downarrow \qquad - \qquad + \\ \downarrow \qquad - \qquad + \\ \downarrow \qquad + \\ \qquad + \\ \downarrow \qquad + \\ \downarrow \qquad + \\ = \\ \qquad + \\ \qquad + \\ = \\ \qquad + \\ \qquad + \\ = \\ + \\ \qquad + \\ = \\ \qquad + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ + \\ = \\ +$ C Vb = hie Ib + hne Ve Ic = hpe Ib + hoe Vc  $h_{ie} = \frac{\Delta V_{B}}{\Delta I_{B}} \bigg|_{V_{c} = constant} = \frac{V_{b}}{I_{b}} \bigg|_{V_{c} = constant}$ where hne =  $\frac{\Delta V_B}{\Delta V_C}$  =  $\frac{V_B}{V_C}$  =  $\frac{V_B}{V_C}$  =  $\frac{V_B}{V_C}$  $h_{fe} = \frac{\Delta T_{c}}{\Delta T_{B}} \bigg|_{V_{c} = Constant} = \frac{i_{c}}{i_{b}} \bigg|_{V_{c} = Constant}$  $h_{OE} = \frac{\Delta I_{C}}{\Delta V_{C}} \Big|_{B} = constant = \frac{i_{C}}{V_{C}} \Big|_{b} = constant$ 











1) Connent Gain (on) Connent Amplification A: ! Fon a transistor amplifier the connent gain AI is defined as the matio of output concent to input connent,  $A_{I} = \frac{T_{L}}{I} = \frac{-T_{2}}{I}$ From the circuit  $I_2 = h_f I_1 + h_0 V_2 \longrightarrow 0$  $V_2 = I_L Z_L = -I_2 Z_L \longrightarrow (2)$ sub (2) in (1) I2 = hf I1 - I2 ZL ho I2 + I2 ZLho = hf I1  $I_2(1 + z_L h_0) = hf I_1 \implies \frac{I_2}{I_1} = \frac{hf}{1 + z_L h_0}$  $A_{I} = \frac{-I_{2}}{I_{1}} = \frac{-hf}{1+z_{L}ho}$ CE CB CC -hfe - hfb 1+ ZL hob AI -hfc -hfc 1+ ZLhoe 2) Input Impedance zi In the cincuit Rs is the signal source resistance the impedance seen when looking in to the amplifier terminals (1, 1') is the amplifier input impedance  $z_i$  $Z_i = \frac{V_i}{I_i}$ From figure  $V_1 = h_1 I_1 + h_n V_2$ 



 $Z_{i} = \frac{h_{i}I_{i} + h_{n}V_{2}}{T_{i}} = h_{i} + h_{n}\frac{V_{2}}{T_{i}} \longrightarrow 0$ So  $V_2 = -I_2 Z_L = A_I I_I Z_L \qquad \left( \begin{array}{c} \cdot & A_I = -I_2 \\ \cdot & I_I \end{array} \right)$ Zi = hi + hnAIZL  $Z_{i} = h_{i} - h_{n} Z_{L} \frac{h_{f}}{1 + h_{0} Z_{L}} \begin{pmatrix} \vdots & A_{I} = -h_{f} \\ \vdots & \vdots \\ 1 + h_{0} Z_{L} \end{pmatrix}$  $Zi = hi - \frac{hfhn}{\frac{1}{z_1} + ho}$  $Z_{i} = h_{i} - \frac{h_{f}h_{r}}{Y_{i} + h_{0}} \left( \begin{array}{c} y_{L} = \frac{1}{z_{L}} \end{array} \right)$  $\frac{ce}{z_i} \quad \frac{cB}{hie - \frac{hfehne}{Y_L + hoe}} \quad \frac{cB}{hib - \frac{hfbhnb}{Y_L + hob}} \quad \frac{cc}{hie - \frac{hfchne}{Y_L + hoc}}$ 3) <u>voitage</u> <u>gain</u> (Av): The natio of output voltage V2 to input voltage gives the voitage gain of the transistor  $A_V = \frac{V_2}{V}$ substituting V2 = - I2 ZL = AI I1 ZL  $\Rightarrow A_{V} = \frac{A_{I}I_{I}Z_{L}}{V_{I}} = \frac{A_{I}Z_{L}}{V_{I/I_{I}}} = \frac{A_{I}Z_{L}}{Z_{i}}$   $CE \qquad CB \qquad CC$   $A_{I}Z_{L} \qquad A_{I}Z_{L} \qquad A_{I}Z_{L} \qquad A_{I}Z_{L}$ CB Ar ZL Zi





 $A_{VS} = \frac{A_{I} R_{L}}{2i} \times \frac{Z_{i}}{R_{S} + Z_{i}} = \frac{A_{I} R_{L}}{R_{S} + Z_{i}}$  $sf R_s = 0$  then  $A_{VS} = \frac{A_{IRL}}{Z_1} = A_V$ . 6) current Amplification (AIS)  $A_{IS} = \frac{-I_2}{I_3} = \frac{-I_2}{I_1} \cdot \frac{I_1}{I_4} = A_I \cdot \frac{I_1}{I_4}$ The modified input circuit using Norton's equivalent cincuit for the source for the calculation of AIS  $I_{5}$   $R_{5}$   $Z_{i}$   $V_{i}$  $A_{IS} = A_{I} \frac{R_{S}}{R_{S} + Z_{i}}$ AVS = AISZL =) In <u>ce</u> configuration coment gain  $A_{I} = \frac{-hfe}{l+hoe ZL} \qquad \left( Z_{L} = R_{L} \right)$ Input Impedance  $z_i = hie - \frac{heene}{Y_i + hee} \left( Y_L = \frac{1}{z_L} = \frac{1}{R_i} \right)$ Voltage Gain Av = AI ZL output Admittance Yo = hoe - he he he =) IN CB configuration  $CULLENT gain AI = \frac{-hfb}{1 + hob}ZL$ Input Impedance  $z_i = hib - \frac{hfbhnb}{\chi + hab}$ Voltage gain  $A_V = A_I \frac{Z_L}{Z_i}$ output Admittance  $Y_0 = h_{0b} - \frac{h_{fb} h_{Nb}}{h_{ib} + R_s}$ 



In cc configuration connent gain AI = -hfc I + hoc ZL Input Impedance zi = hic - hfc hnc X + hac Voitage gain  $A_V = \frac{A_T Z_L}{Z_1}$ output Admittance  $Y_0 = h_{0c} - \frac{h_{fc} h_{nc}}{h_{ic} + R_s}$ Convension formulae for hybrid parameters > CC CB  $h_{ib} = \frac{h_{ie}}{1 + h_{fe}}$ hic = hie  $h_{nb} = \frac{hie hoe}{i + hfe} - hne$   $h_{fb} = \frac{-hfe}{i + hfe}$  $h_{nc} = 1$  $h_{fc} = -(i + h_{fe})$  $h_{ob} = \frac{h_{oe}}{1 + h_{re}}$ hoc = hoe 1) characteristics of common emitter Amplifier ) current gain AI is high for RL < 10KR 2) The voltage gain is high for normal values of Load mesistance RL 3) The input mesistance Ri is medium 4) The output resistance Ro is moderately high



Applications of common emitter amplifier! 1. of the three configurations ce amplifier alone is capable of providing both voltage gain and current gain. 2. The output mesistance Ro and input mesistance Ri are moderately high 3. CE amplifien is widely used for Amplification purpose chanactenistics of common Base Amplifien: 2) 1. cunnent gain is less than unity and its magnitude decreases with the increase of load resistance RL 2. Voltage gain Av is high for normal values of RL 3. The input resistance R; is the lowest of all the three configurations. 4. The output resistance Ro is the highest of all the three configurations. Applications of common base Amplifier The CB Amplifien is not commonly used for Amplification punpose. It is used for 1) Matching a very low impedance source. 2) As a non inverting amplifien with voltage gain exceeding unity 3) For driving a high impedance load 4) As a constant current source. 3) charactenistics of common collector Amplifien I FOR LOW Value of RL (KIOKA) The current gain AI is high and almost equal to that of a CE amplifien



2. The voltage gain Av is less than unity. 3. The input resistance is the highest of all the three configurations. 4 The output mesistance is the lowest of all the three configurations. Applications of common collector Amplifier: 1. The cc Amplifier is widely used as a buffer stage between a high impedance source and low impedance load. (cc Amplifien is called emitter follower) companison of Transiston Amplifier configurations. the characteristics of three configurations are summarized in table below. Here the quantities AI, AV, Ri, Ro and Ap (Power gain) are calculated for  $R_L = R_S = 3 K \Lambda$ CE quantity CC CB -46.5 47.5 Ar 0.98 -131 0.989 131 Av 6091.5 46.98 128.38 Ap 1065 r 144 KA 22.6 r R 80.51 45.5 KJ 1.72MA Ro

1



Simplified CE Hybrid Model (02) Approximate CE Hybrid model (Approximate Analysis): As the h panameters themselves vary widely for the same type of transistor. It is justified to make approximations and simplify the expressions

for AI, AV, AP, Ri and Ro.

The behaviour of the transiston cincuit Can be obtained by using the simplified hybrid Model. The h-parameter equivalent cincuit of the transistor in the ce configuration is shown in figure below.  $I_{b} \quad hie \qquad I_{c} \qquad I_{b} \quad hie \qquad I_{c} \qquad I_{c}$ 

The Panallel combination of two onequal impedances is appnoximately equal to the lower value is  $R_L$ . Hence if  $\frac{1}{hoe} >> R_L$ , then the term hoe may be neglected hoe provided that hoe  $R_L <<1$ af hoe is omitted, the collector convent  $I_C$  is given by  $I_C = hee I_b$ .



under this condition the magnitude of voltage  
generated in the emitter circuit is  
hne 
$$|V_c| = hne T_c R_L = hne hfe Tb R_L$$
  
since hne hfe  $\approx 0.01$ , this Voltage may be heglected  
in companison with the Voltage drop across hie.  
ie hie Tb provided that  $R_L$  is not too lange. ie of  
the load mesistance  $R_L$  is small it is possible to  
neglect the panameter hne and: hoe and the  
approximate equivalent circuit is obtained as shown  
in figure below.  
Fig: Approximate ce Hybrid model.  
) current Gain (A\_T):  
The current gain for CE configuration is  
 $A_T = \frac{-hfe}{1 + hoe R_L}$ , of hoe  $R_L < 0.1$   
 $A_T = -hfe$   
2) Input Impedance (z\_1):  
By exact analysis  $z_i = R_i = \frac{V_1}{T_i}$ 



$$y_{1} = hie T_{1} + hne Y_{2}$$

$$Z_{1} = \frac{hie T_{1} + hne Y_{2}}{T_{1}} = hie + hne \frac{V_{2}}{T_{1}}$$

$$y_{2} = -T_{2}Z_{L} = -T_{2}R_{L} = A_{I}T_{1}R_{L} \qquad \left( \therefore A_{I} = -\frac{T_{2}}{T_{1}} \right)$$

$$\Rightarrow Z_{i} = hie + hne \frac{A_{I}T_{1}R_{L}}{T_{1}} \qquad \left( \because V_{L} = A_{I}T_{1}R_{L} \right)$$

$$R_{i} = \left( hie + hne A_{I}R_{L} \right)$$

$$R_{i} = hie \left( 1 + \frac{hne A_{I}R_{L}}{hie} \right)$$

$$R_{i} = hie \left( 1 + \frac{hne A_{I}R_{L}}{hie} \right)$$

$$using the typical values for the h-Panametens$$

$$\frac{hne hie}{hie} \simeq 0.5$$

$$\Rightarrow R_{i} = hie \left( 1 + \frac{0.5 A_{I}R_{L}hoe}{hfe} \right)$$

$$we know that A_{I} = \frac{-hfe}{1 + hoe R_{L}}$$

$$fhen A_{I} = -hfe$$

$$\Rightarrow R_{i} = hie \left( 1 - \frac{0.5 hfe R_{L}hoe}{hfe} \right)$$

$$\Rightarrow R_{i} = hie \left( 1 - 0.5 hoe R_{L} \right)$$

$$g_{i} hoe R_{L} < 0.1$$

$$Huen \overline{R_{i}} = hie \left( R_{i} = 2i \right)$$



$$\frac{R_{i}}{R_{i}} = -\frac{h_{fe}}{R_{i}} = -\frac{h_{fe}}{h_{ie}}$$

It is the natio of  $V_c$  to  $T_c$  with  $V_s = 0$  and  $R_L$  excluded. The simplified circuit has infinite output impedance because with  $V_s = 0$  and external voitage source applied at output, it is found that  $T_b = 0$ and hence  $T_c = 0$ 

$$R_{0} = \frac{V_{c}}{T_{c}} = \infty \quad \left( \begin{array}{c} \cdot \\ \cdot \\ \end{array} \right)$$


Approximate analysis of CE Amplifier connent gain  $A_{II} = -h_{fe}$ Input resistance  $R_{i} = h_{ie}$ Voltage gain  $A_{V} = \frac{-h_{fe}R_{L}}{h_{ie}}$ output resistance  $R_{0} = \infty$ 

Analysis of	cc Amplif	fier using	the appr	oximate Model:
Figure	shows the	equivaler	it cincuit	of ce Amplifier
using the c				
				pase and ground
and load	connected	between	emitter c	ind ground.
T.	hie Vb	Ie I	$\frac{IL}{1} = (1+h)$	fe)Ib Fig: simplified Hybrid model for the cc cincuit



1) <u>connent</u> gain =- $A_{I} = \frac{I_{L}}{I_{L}} = \frac{(1+hfe)I_{b}}{T_{L}} = (1+hfe)$ 2) Input nesistance  $V_{h} = I_{b}h_{ie} + (1 + h_{fe}) I_{b} R_{L}$  $R_{i} = \frac{V_{b}}{T_{i}} = hie + (1 + hfe) R_{L}$ 3) Voitage gain  $A_{V} = \frac{V_{e}}{V_{b}} = \frac{(1+h_{fe}) I_{b} R_{L}}{(h_{ie} I_{b} + (1+h_{fe}) I_{b} R_{L})}$  $A_{V} = \frac{(1+h_{f}e)R_{L}}{h_{i}e + (1+h_{f}e)R_{L}} = \frac{h_{i}e + (1+h_{f}e)R_{L} - h_{i}e}{h_{i}e + (1+h_{f}e)R_{L}}$  $A_V = 1 - \frac{hie}{hie + (1+hfe)R_L}$  $A_V = 1 - \frac{hie}{R_i} \qquad (i' R_i = hie + (1+h_fe)R_l)$ 4) Output Impedance !output impedance (Yo) = short cincuit current in old termines, open cincuit voitage bln old termines, short circuit coment = (1+hfe)Ib = (1+hfe)Vsin output terminals Rathio open cincuit voltage = Vs bin output terminals  $Y_0 = \frac{1 + hfe}{R_s + hie} \implies R_0 = \frac{hie + R_s}{1 + hfe}$ output impedance including RL ie Ro = Ro | RL







Vc = -ICRL = -hfe Ib RL Ve = - Ib hie  $Av = \frac{hfe RL}{hio}$ output Impedance  $R_0 = \frac{V_c}{T_s}$  with  $V_s = 0$ ,  $R_L = \infty$ with  $V_s = 0$ ,  $I_e = 0$  and  $I_b = 0$  hence  $I_c = 0$  $\therefore R_0 = \frac{V_c}{\rho} = \infty$ Approximate Analysis of CB Amplifier 1) convent gain  $A_I = \frac{h_{fe}}{1 + h_{fe}} = -h_{fb}$ 2) Input Resistance  $R_i = \frac{hie}{1 + hfe} = hib$ 3) voitage gain Av = <u>hfe RL</u> hie 4) output resistance Ro = 00 Appnoximate Analysis of CC Amplifien

1) CURRENT gain  $A_{I} = (1 + hfe)$ 2) Input mesistance  $R_{i} = hie + (1 + hfe)R_{L}$ 3) Voltage gain  $A_{V} = 1 - \frac{hie}{R_{i}}$ 4) output Resistance  $R_{0} = \frac{hie + R_{S}}{1 + hfe}$ 



Problem: A CE Amplifier is drawn by a voltage source of Internal mesistance 91s = 800r and the load impedance is a nesistance RL= 1000 r. The h panameters are hie = 1KR,  $hre = 2 \times 10^{-4}$ , hfe = 50 and  $hoe = 25 \mu A/V$ , compute the current gain AI, input mesistance Ri, voltage gain Av , and output mesistance Ro Using exact analysis and approximate analysis. solution ! Given data  $9_{1S} = 800 \text{ A}$ ,  $R_{L} = 1000 \text{ A}$ , hie = 1 k A,  $h_{Re} = 2 \times 10^{-4}$ , hfe = 50, and hoe =  $25 \mu A/v$ Exact Analysis :-Connent Gain  $A_{I} = \frac{-hfe}{1 + hoe R_{I}} = -48.78$ Input Resistance  $R_i = h_{ie} - \frac{h_{fe}h_{ne}}{h_{oe} + \frac{1}{R_i}} = 990.24 \Omega$ Voltage gain  $A_V = A_I \frac{R_L}{R_i} = -49.26$ output Resistance  $Y_0 = hoe - \frac{hfe hne}{hie + R_s} = 194 \times 10^5 \text{ mho}$  $R_0 = \frac{1}{\gamma_0} = 51.42 \text{ Kr}$ Approximate Analysis !  $A_I = -hee = -50$ Ri = hie = 1 Kr



$$A_{V} = \frac{-hfe}{hie} = -\frac{50 \times 1000}{1000} = -50$$

$$R_{0} = \infty$$
Problem: A voltage source of Internal Assistance
$$R_{s} = 900 \text{ A drives a cc amplifier using load Assistance}$$

$$R_{s} = 900 \text{ A drives a cc amplifier using load Assistance}$$

$$R_{s} = 2000 \text{ A. the } c = h - \beta \text{ anametens are hie = 1200 \text{ A.}}$$

$$h_{ne} = 2 \times 10^{-4}, \text{ hfe = 60 and hoe = 25 \text{ JA}/V} \cdot \text{ Compute the}$$

$$connent gain A_{I}, \text{ input Resistance } R_{I}, \text{ voltage gain } A_{V},$$
and output Assistance Ro using exact analysis and appnoximate analysis.
$$Sol \quad convension \quad feanmulae :$$

$$h_{ic} = hie = 1200 \text{ A.}$$

$$h_{fc} = -(1 + hfe) = -(1 + 60) = -61$$

$$h_{nc} = 1$$

$$h_{oc} = hoe = 25 \text{ JA}/V$$

$$Exact \quad Amalysis:$$

$$A_{I} = \frac{-hfc}{1 + hoc} = 58.095$$

$$R_{I} = hic - \frac{hfc hnc}{Y_{L} + hoe} = 117.39 \text{ KA.}$$

$$A_{V} = \frac{A_{I}R_{L}}{R_{I}} = 0.9897$$



output Admittance  $Y_{0} = hoc - \frac{hfc hnc}{hic + Rs}$   $\Rightarrow Ro = \frac{1}{Y_{0}} = 34.396 n$   $\frac{Appnoximate}{Ri} = Analysis$   $A_{I} = 1 + hfe = 1 + 60 = 61$   $R_{i} = hie + (1 + hfe) R_{L} = 123.2 Kn$   $A_{V} = 1 - \frac{hie}{Ri} = 0.99$   $R_{0} = \frac{hie + Rs}{1 + hfe} = 34.43 n$ 

Problem:

For a CB transiston Amplifier driven by a voltage Sounce of internal Resistance  $R_s = 1200 \text{ m}$ , the load impedance is a resiston  $R_L = 1000 \text{ m}$ . The h-parameters are  $h_{1b} = 22 \text{ m}$ ,  $h_{nb} = 3 \times 10^{-4}$ ,  $h_{fb} = -0.98$ ,  $h_{ob} = 0.5 \text{ mA}/\text{V}$ . Compute the current gain AI, Input impedance Ri, Voltage gain AV, overall Voltage gain AVs, over all Current gain AIS, output impedance Ro and power gain Ap using exact and approximate analysis. Solution:

CURRENT gain  $AI = \frac{-hfb}{1 + hob RL} = 0.98$ Input Impedance  $Ri = hib - \frac{hfb hnb}{YL + hob} = 22.3\Lambda$ 




voltage gain 
$$Av = \frac{A_T R_L}{R_i} = \frac{0.98 \times 1000}{22.3} = 43.94$$
  
ovenall Voltage gain  $Avs = \frac{A_V R_i}{R_i + R_s} = 0.802$   
ovenall convent gain  $A_{TS} = \frac{A_T R_S}{R_i + R_S} = 0.962$   
output Admittance  $y_0 = hob - \frac{hfb hnb}{hib + R_S} = 0.74 \times 10^6$   
 $R_0 = \frac{1}{Y_0} = 1.35 \text{ MA}$   
Power gain  $Ap = Av AT = 43.06$   
Approximate Analysis:  
)  $A_T = -hfb = 0.98$   
2)  $R_i = hib = 22 \text{ A}$   
3)  $Av = \frac{hfe R_L}{hie}$   
 $He R_L = \frac{-hfe}{1 + hfe}$   
 $Av = \frac{41 \times 1000}{1100}$   
 $Av = 44.54$   
Avs,  $A_{Ts}$ ,  $Ap$  and  
same as that of  
Exact analysis.  
 $Power analysis$ 

r



1
$v_l = h_i I_i + h_n V_0$
Io = hf Ii + hovo
Definitions of h-parameter:
The parameters in the above equation are defined
as follows
$h_{ii} = h_i = \frac{V_i}{T_i} \Big _{V_0 = 0}$ = Input nesistance with output $V_{0} = 0$ Short cincuited,
Short cincuited,
$h_{12} = h_{72} = \frac{V_i}{I_0} = \frac{V_i}{I_{i=0}}$ = Revense voltage transfer statio $T_{i=0}$ with input open cincuited.
$h_{21} = hf = \frac{T_0}{T_i} \Big _{V_0=0} = Short circuit x current gain Forward Forward Forward Forward Short circuit x current gain$
$h_{22} = h_0 = \frac{I_0}{V_0} \Big _{I_1 = 0}$ output Admittance with input $V_0 = \int_{I_1 = 0}^{I_1 = 0} \int_{I_2 = 0}^{I_2 = 0} \int_{I_1 = 0}^{I_2 = 0} \int_{I_2 = 0}^{I_2 = 0} \int_{I_1 = 0}^{I_2 = 0} \int_{I_2 = $
BJT H-panameter Model :
Based on the definition of hybrid parameters
the mathematical model for two port networks known
as h-panameter model (Hybrid Panameter model) can
be developed.
The two equations of a transiston is given by
$V_i = h_i I_i + h_n V_0$
$I_0 = h_f I_i + h_0 v_0$
k s k







Applying KVL for the cules loop:  

$$V_i = h_{ie} J_0 + J_E R_E$$
  
 $Sub: Value of  $J_E = (1+h_{fe})J_b$   
 $V_i = h_{ie} + J_b + (1+h_{fe})R_B$   
 $V_i = J_b [h_{ie} + (1+h_{fe})R_B]$   
 $R_i = \frac{V_i}{J_b} = h_{ie} + (1+h_{fe})R_E$   
 $\vdots [R_i - h_{ie} + (1+h_{fe})R_E]$   
 $Voltage Cain (Av)$   
Facom olf loop  
 $N_0 = J_E R_E$   
 $= (1+h_{fe})J_B R_E$   
 $Voltage Cain(Av) = \frac{V_0}{V_i} = \frac{(1+h_{fe})Y_B R_E}{J_B [h_{ie} + (1+h_{fe})R_E]}$   
 $Voltage Cain(Av) = \frac{V_0}{V_i} = \frac{(1+h_{fe})Y_B R_E}{J_B [h_{ie} + (1+h_{fe})R_E]}$$ 

EE DEPARTMENT



3 dividing num. 8 dep. by ((1+ hte) RE) we get -V  $A_{V} = \frac{1}{1 + \frac{hie}{(hhie)}}$ (Ithte) RE Now, Riz (It hee) Rr. + hie.  $R_i \cong (1+h_d) R_c$  {as hie is very small and can be neglected }  $\frac{R_{E^{2}}}{1+h_{fe}} = 3$ 0 3 sub value of RE in eg D, we get 2 ) Av = <u>1</u> 1 + <u>hie</u> (<u>uth</u>fe) (<u>uth</u>fe). Ri ) D D 2  $A_{v} = \frac{1}{\left(1 + \frac{hie}{Ri}\right)}$ D 0 0  $A_V = \left(1 + \frac{hie}{Ri}\right)^{-1}$ D

EE DEPARTMENT



O/p Resistance (Ro) Roz <u>Voc</u> Isc hie E hie Troc vs Q-SRS () hje Ib . Y JsE(1+hye)Js . (b) Cincuit for Esc. (a) circuit den Voc Knom big as Voc = Vs. - (2) Now brom fig (b), Isc cambe calculated. Applying KVL in loop. Vsz IbRs+ hie Jb  $V_{s} = I_{b}(R_{s} + hie)$ Ib 2 Vs (Rs + hie) 0000 Shout ciocuit current Isc = (Ithje Db •  $I_{sc} = \frac{(1+hye) \cdot V_s}{(R_s+hie)} - 5$ .: Ro = Voc = Vs. (Rs+hie) Jsc (1+hje).Vs . Ro= (Rs+hie)

EE DEPARTMENT