# Jaipur Engineering College and Research Centre Computer Architecture and Organization (6CS4-04) Session 2020-21

# **<u>Computer Architecture & Organization (6CS4-04)</u>**

# **Computer Science and Engineering Department**

# Vision of the Department

To become renowned Centre of excellence in computer science and engineering and make competent engineers & professionals with high ethical values prepared for lifelong learning.

# **Mission of the Department**

- To impart outcome based education for emerging technologies in the field of computer science and engineering.
- To provide opportunities for interaction between academia and industry.
- To provide platform for lifelong learning by accepting the change in technologies.
- To develop aptitude of fulfilling social responsibilities.

# **Program Outcomes (PO):**

- **Engineering knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- **Problem analysis**: Identify, formulate, research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- **Design/development of solutions**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- **Conduct investigations of complex problems**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- **Modern tool usage**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
- **The engineer and society**: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- **Environment and sustainability**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

# Jaipur Engineering College and Research Centre Computer Architecture and Organization (6CS4-04) Session 2020-21

- **Ethics**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- **Individual and team work**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- **Communication**: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- **Project management and finance**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- **Life-long learning**: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

# **Program Educational Objectives (PEO):**

**PEO1**: To provide students with the fundamentals of Engineering Sciences with more emphasis in computer science and engineering by way of analyzing and exploiting engineering challenges.

**PEO2:** To train students with good scientific and engineering knowledge so as to comprehend, analyze, design, and create novel products and solutions for the real life problems.

**PEO3**: To inculcate professional and ethical attitude, effective communication skills, teamwork skills, multidisciplinary approach, entrepreneurial thinking and an ability to relate engineering issues with social issues.

**PEO4:** To provide students with an academic environment aware of excellence, leadership, written ethical codes and guidelines, and the self-motivated life-long learning needed for a successful professional career.

**PEO5**: To prepare students to excel in Industry and Higher education by educating Students along with High moral values and Knowledge.

# Program Specific Outcome (PSO):

**PSO:** Ability to interpret and analyze network specific and cyber security issues, automation in real word environment.

**PSO2:** Ability to Design and Develop Mobile and Web-based applications under realistic constraints.

# Jaipur Engineering College and Research Centre

Computer Architecture and Organization (6CS4-04)

Session 2020-21

**COURSE OUTCOMES:** After Completion of the course, Students will be able to:

CO1: Identification of registers, micro-operations and basic computer organizations & design

CO2: Identification of computer architecture and processing

CO3: Introduction and applications of computer arithmetic operations

CO4 : Knowledge of computer Memory organization

# Mapping Between CO and PO

CO-PO Mapping												
Computer Architecture 6CS4-04												
	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
Co1: Ability to												
understand the												
functional units of the												
processor and various												
micro operations.	2	2	2	1	1	1	1	1	1	2	1	3
Co2: Analyze different												
architectural and												
organizational design												
issues that can affect the												
performance of a												
computer.	3	3	3	2	2	1	1	1	1	2	1	3
Co3. Examine the												
airthmetic problems and												
principles of computer												
design.	3	2	2	2	2	1	1	1	1	2	1	3
Co4. Describe and												
examine the concept of												
cache memory, Virtual												
memory and I/O												
organization.	3	2	2	2	1	1	1	1	1	1	1	3

# Mapping Between CO and PSO:

CO-PSO Mapping		
Computer Architecture 6CS4-04		
	PSO1	PSO2
Co1: Ability to understand the functional units of the processor and various micro operations.		
	1	1
Co2: Analyze different architectural and organizational design issues that can affect the		
performance of a computer.	2	1
Co3. Examine the airthmetic problems and principles of computer design.	2	1
Co4. Describe and examine the concept of cache memory, Virtual memory and I/O		
organization.	1	1

# Jaipur Engineering College and Research Centre Computer Architecture and Organization (6CS4-04) Session 2020-21



# RAJASTHAN TECHNICAL UNIVERSITY, KOTA

Syllabus

III Year-VI Semester: B.Tech. Computer Science and Engineering

#### 6CS4-04: Computer Architecture and Organization

Cree 3L+	lit: 3 Max. Marks: 150(IA:30, DT+0P End Term Exan	ETE:120)
SN	Contents	Hours
1	Introduction: Objective, scope and outcome of the course.	01
2	<b>Computer Data Representation:</b> Basic computer data types, Complements, Fixed point representation, Register Transfer and Micro-operations: Floating point representation, Register Transfer language, Register Transfer, Bus and Memory Transfers (Tree-State Bus Buffers, Memory Transfer), Arithmetic Micro-Operations, Logic Micro-Operations, Shift Micro-Operations, Arithmetic logical shift unit. Basic Computer Organization and DesignInstruction codes, Computer registers, computer instructions, Timing and Control, Instruction cycle, Memory-Reference Instructions, Input-output and interrupt, Complete computer description, Design of Basic computer, design of Accumulator Unit.	10
3	<b>Programming The Basic Computer:</b> Introduction, Machine Language, Assembly Language, assembler, Program loops, Programming Arithmetic and logic operations, subroutines, I-O Programming. Micro programmed Control: Control Memory, Address sequencing, Micro program Example, design of control Unit	7
4	<b>Central Processing Unit:</b> Introduction, General Register Organization, Stack Organization, Instruction format, Addressing Modes, data transfer and manipulation, Program Control, Reduced Instruction Set Computer (RISC)Pipeline And Vector Processing, Flynn's taxonomy, Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction, Pipeline, RISC Pipeline, Vector Processing, Array Processors	8
5	<b>Computer Arithmetic:</b> Introduction, Addition and subtraction, Multiplication Algorithms (Booth Multiplication Algorithm), Division Algorithms, Floating Point Arithmetic operations, Decimal Arithmetic Unit. Input-Output Organization, Input-Output Interface, Asynchronous Data Transfer, Modes Of Transfer, Priority Interrupt, DMA, Input-Output Processor (IOP), CPUIOP Communication, Serial communication.	8
6	Memory Organization: Memory Hierarchy, Main Memory, Auxiliary Memory, Associative Memory, Cache Memory, Virtual Memory. Multipreocessors: Characteristics of Multiprocessors, Interconnection Structures, Inter-processor Arbitration, Inter- processor Communication and Synchronization, Cache Coherence, Shared Memory Multiprocessors.	8
	Total	42
	Office of Dean Aca Raiasthan Technical	demic Affairs University, Kota

Syllabus of 3rd Year B. Tech. (CS) for students admitted in Session 2017-18 onwards. Page 5

# Jaipur Engineering College and Research Centre

Computer Architecture and Organization (6CS4-04)

Session 2020-21

# Computer Architecture and Organization (6CS4-04)

#### **LECTURE PLAN:** Unit No./ Total Lecture Lect. Lect. Reqd. **Topics** Reqd. No. 1. Objective, scope and outcome of the course. Basic computer data types, Complements, Fixed point representation, Register Transfer 1 1 2. Micro-operations: 2a. Floating point representation, Register Transfer language 1 2 2b. Register Transfer, Bus and Memory Transfers (Tree-State Bus Buffers, Memory Transfer) 3 1 Unit-I 2c. Arithmetic Micro-Operations, Logic Micro-Operations 1 4 (10)2d. Shift Micro-Operations, Arithmetic logical shift unit 5 1 3. Basic Computer Organization and Design Instruction codes 1 6 4. Computer registers, computer instructions 1 7 5. Timing and Control, Instruction cycle, 1 8 6. Memory-Reference Instructions, Input-output and interrupt 9 1 7. Complete computer description, Design of Basic computer, design of Accumulator Unit 1 10 **BC-1 Von Neuman Architecture** 1 11 1. Introduction, machine language, Assembly language 1 12 2. Assembler, Program loops 1 13 3. Programming Arithmetic and logic operations 1 14 4. Subroutines and I-O Programming 1 15 Unit-II 5. Control Memory 1 16 (7) 6. Address Sequencing 1 17 7. Micro program Example 18 1 8. Design of control unit 19 1 1. Introduction General Register Organization 20 1 2. Stack Organization, Instruction Format 21 1 3. Addressing Modes, Data transfer and manipulation 22 1 UNIT 4. Program Control, Reduced Instruction set computer (RISC) pipeline 23 1 **III (8)** 5. Vector Processing and Flynn's taxonomy 24 1 6. Parallel processing, pipeline 25 1 7. Arithmetic pipeline, Instruction pipeline 26 1 8. RISC pipeline, Vector Processing and Array Processing 1 27 1. Introduction, Addition and subtraction 28 1 2. Multiplication Algorithms (Booth Multiplication Algorithm) 1 29 3. Division Algorithms, Floating Point Arithmetic operations 30 1 Unit-4. Decimal Arithmetic Unit, Input-Output Organization 31 1 IV (8) 5. Input-Output Interface, Asynchronous Data Transfer 32 1 6. Modes of Transfer, Priority Interrupt 1 33 7. DMA, Input-Output Processor (IOP) 1 34

# Jaipur Engineering College and Research Centre Computer Architecture and Organization (6CS4-04)

Session 2020-21

	8. CPU-IOP Communication, Serial communication	1	35
BC-2	Interaction of computer with hardware	1	36
	1. Memory Hierarchy	1	37
	2.Main Memory, Auxiliary memory	1	38
	3. Associative memory,	1	39
Unit- V (8)	4. Cache Memory, Virtual Memory	1	40
	5. Microprocessor: Characteristics of microprocessor	1	41
	6. Interconnection Structure	1	42
	7. Inter-processer Arbitration, Intercrosses communication and		
	synchronization	1	43
	8. Cache Coherence, Shared Memory Multiprocessor	1	44
BC 3	Different Operating System Architectures and their relation to Computer		
DC-3	System Architectures	1	45

This schedule is tentative and is subject to minimal changes during teaching.

# Unit – 5 Memory System

# 5.1 Microcomputer Memory

- Memory is an essential component of the microcomputer system.
- It stores binary instructions and datum for the microcomputer.
- The memory is the place where the computer holds current programs and data that are in use.
- None technology is optimal in satisfying the memory requirements for a computer system.
- Computer memory exhibits perhaps the widest range of type, technology, organization, performance and cost of any feature of a computer system.
- The memory unit that communicates directly with the CPU is called main memory.
- Devices that provide backup storage are called auxiliary memory or secondary memory.

# 5.2 Characteristics of memory systems

The memory system can be characterised with their Location, Capacity, Unit of transfer, Access method, Performance, Physical type, Physical characteristics, Organisation.

# Location

- Processor memory: The memory like registers is included within the processor and termed as processor memory.
- Internal memory: It is often termed as main memory and resides within the CPU.
- External memory: It consists of peripheral storage devices such as disk and magnetic tape that are accessible to processor via i/o controllers.

# Capacity

- Word size: Capacity is expressed in terms of words or bytes.
  - The natural unit of organisation
- Number of words: Common word lengths are 8, 16, 32 bits etc.
  or Bytes

# **Unit of Transfer**

- Internal: For internal memory, the unit of transfer is equal to the number of data lines into and out of the memory module.
- External: For external memory, they are transferred in block which is larger than a word.
- Addressable unit
  - Smallest location which can be uniquely addressed
  - Word internally
  - Cluster on Magnetic disks

# Access Method

• Sequential access: In this access, it must start with beginning and read through a specific linear sequence. This means access time of data unit depends on position of records (unit of data) and previous location.

— e.g. tape

• Direct Access: Individual blocks of records have unique address based on location. Access is accomplished by jumping (direct access) to general vicinity plus a sequential search to reach the final location.

— e.g. disk

• Random access: The time to access a given location is independent of the sequence of prior accesses and is constant. Thus any location can be selected out randomly and directly addressed and accessed.

— e.g. RAM

- Associative access: This is random access type of memory that enables one to make a comparison of desired bit locations within a word for a specified match, and to do this for all words simultaneously.
  - e.g. cache

# Performance

- Access time: For random access memory, access time is the time it takes to perform a read or write operation i.e. time taken to address a memory plus to read / write from addressed memory location. Whereas for non-random access, it is the time needed to position read / write mechanism at desired location.
  - Time between presenting the address and getting the valid data
- Memory Cycle time: It is the total time that is required to store next memory access operation from the previous memory access operation.

Memory cycle time = access time plus transient time (any additional time required before a second access can commence).

- Time may be required for the memory to "recover" before next access
- Cycle time is access + recovery
- Transfer Rate: This is the rate at which data can be transferred in and out of a memory unit.
  - Rate at which data can be moved
  - For random access,  $\mathbf{R} = 1$  / cycle time
  - For non-random access, Tn = Ta + N / R; where Tn average time to read or write N bits, Ta – average access time, N – number of bits, R – Transfer rate in bits per second (bps).

#### **Physical Types**

- Semiconductor
  - RAM
- Magnetic
  - Disk & Tape
- Optical

— CD & DVD

• Others

- Bubble
- Hologram

#### **Physical Characteristics**

- Decay: Information decays mean data loss.
- Volatility: Information decays when electrical power is switched off.
- Erasable: Erasable means permission to erase.
- Power consumption: how much power consumes?

# Organization

- Physical arrangement of bits into words
- Not always obvious
  - e.g. interleaved

# 5.3 The Memory Hierarchy

- Capacity, cost and speed of different types of memory play a vital role while designing a memory system for computers.
- If the memory has larger capacity, more application will get space to run smoothly.
- It's better to have fastest memory as far as possible to achieve a greater performance. Moreover for the practical system, the cost should be reasonable.
- There is a tradeoff between these three characteristics cost, capacity and access time. One cannot achieve all these quantities in same memory module because
  - If capacity increases, access time increases (slower) and due to which cost per bit decreases.
  - If access time decreases (faster), capacity decreases and due to which cost per bit increases.
- The designer tries to increase capacity because cost per bit decreases and the more application program can be accommodated. But at the same time, access time increases and hence decreases the performance.

# So the best idea will be to use memory hierarchy.

- Memory Hierarchy is to obtain the highest possible access speed while minimizing the total cost of the memory system.
- Not all accumulated information is needed by the CPU at the same time.
- Therefore, it is more economical to use low-cost storage devices to serve as a backup for storing the information that is not currently used by CPU
- The memory unit that directly communicate with CPU is called the *main memory*
- Devices that provide backup storage are called *auxiliary memory*
- The memory hierarchy system consists of all storage devices employed in a computer system from the slow by high-capacity auxiliary memory to a relatively faster main memory, to an even smaller and faster cache memory
- The main memory occupies a central position by being able to communicate directly with the CPU and with auxiliary memory devices through an I/O processor
- A special very-high-speed memory called **cache** is used to increase the speed of processing by making current programs and data available to the CPU at a rapid rate

- CPU logic is usually faster than main memory access time, with the result that processing speed is limited primarily by the speed of main memory
- The cache is used for storing segments of programs currently being executed in the CPU and temporary data frequently needed in the present calculations
- The memory hierarchy system consists of all storage devices employed in a computer system from slow but high capacity auxiliary memory to a relatively faster cache memory accessible to high speed processing logic. The figure below illustrates memory hierarchy.



- As we go down in the hierarchy
  - Cost per bit decreases
  - Capacity of memory increases
  - Access time increases
  - Frequency of access of memory by processor also decreases.

# **Hierarchy List**

- Registers
- L1 Cache
- L2 Cache
- Main memory
- Disk cache
- Disk
- Optical
- Tape

# 5.4 Internal and External memory Internal or Main Memory

- The main memory is the central unit of the computer system. It is relatively large and fast memory to store programs and data during the computer operation. These memories employ semiconductor integrated circuits. The basic element of the semiconductor memory is the memory cell.
- The memory cell has three functional terminals which carries the electrical signal.
  - The select terminal: It selects the cell.
  - $\circ$  The data in terminal: It is used to input data as 0 or 1 and data out or sense terminal is used for the output of the cell's state.
  - $\circ\,$  The control terminal: It controls the function i.e. it indicates read and write.



• Most of the main memory in a general purpose computer is made up of RAM integrated circuits chips, but a portion of the memory may be constructed with ROM chips

#### **RAM– Random Access memory**

- Memory cells can be accessed for information transfer from any desired random location.
- The process of locating a word in memory is the same and requires of locating a word in memory is the same and requires an equal amount of time no matter where the cells are located physically in memory thus named 'Random access'.
- Integrated RAM are available in two possible operating modes, Static and Dynamic

#### Static RAM (SRAM)

• The static RAM consists of flip flop that stores binary information and this stored information remains valid as long as power is applied to the unit.



Fig: SRAM structure

- Four transistors T1, T2, T3 and t4 are cross connected in an arrangement that produces a stable logical state.
- In logic state 1, point C1 is high and point C2 is low. In this state, T1 & T4 are off and T2 & T3 are on.
- In logic state 0, point C1 is low and C2 is high. In this state, T1 & T4 are on and T2 & T3 are off.
- The address line controls the two transistors T5 & T6. When a signal is applied to this line, the two transistors are switched on allowing for read and write operation.
- For a write operation, the desired bit value is applied to line B while it's complement is applied to line B complement. This forces the four transistors T1, T2, T3 & T4 into a proper state.
- For the read operation, the bit value is read from line B.

# Dynamic RAM (DRAM)

- The dynamic RAM stores the binary information in the form of electrical charges and capacitor is used for this purpose.
- Since charge stored in capacitor discharges with time, capacitor must be periodically recharged and which is also called refreshing memory.



- The address line is activated when the bit value from this cell is to be read or written.
- The transistor acts as switch that is closed i.e. allowed current to flow, if voltage is applied to the address line; and opened i.e. no current to flow, if no voltage is present in the address line.

For DRAM writing

- The address line is activated which causes the transistor to conduct.
- The sense amplifier senses the content of the data bus line for this cell.
- If the bus line is low, then amplifier will ground the bit line of cell and any charge in capacitor is addressed out.
- If data bus is high, then a +5V is applied on bit line and voltage will flow through transistor and charge the capacitor.

For DRAM reading

- Address line is activated which causes the transistor to conduct.
- If there is charge stored in capacitor, then current will flow through transistor and raise the voltage in bit line. The amplifier will store the voltage and place a 1 on data out line.
- If there is no charge stored in capacitor, then no current will flow through transistor and voltage bit line will not be raised. The amplifier senses that there is no charge and places a 0 on data out line.

# SRAM versus DRAM

- Both volatile
  - Power needed to preserve data
- Static RAM
  - Uses flip flop to store information
  - Needs more space
  - Faster, digital device
  - Expensive, big in size
  - Don't require refreshing circuit
  - $\circ$  Used in cache memory
- Dynamic RAM
  - Uses capacitor to store information
  - More dense i.e. more cells can be accommodated per unit area
  - Slower, analog device
  - Less expensive, small in size
  - Needs refreshing circuit
  - Used in main memory, larger memory units

# **ROM– Read Only memory**

- Read only memory (ROM) contains a permanent pattern of data that cannot be changed.
- A ROM is non-volatile that is no power source is required to maintain the bit values in memory.
- While it is possible to read a ROM, it is not possible to write new data into it.
- The data or program is permanently presented in main memory and never be loaded from a secondary storage device with the advantage of ROM.
- A ROM is created like any other integrated circuit chip, with the data actually wired into the chip as part of the fabrication process.
- It presents two problems
  - The data insertion step includes a relatively large fixed cost, whether one or thousands of copies of a particular ROM are fabricated.
  - $\circ~$  There is no room for error. If one bit is wrong, the whole batch of ROM must be thrown out.

# **Types of ROM**

- Programmable ROM (PROM)
  - It is non-volatile and may be written into only once. The writing process is performed electrically and may be performed by a supplier or customer at a time later than the original chip fabrication.
- Erasable Programmable ROM (EPROM)
  - It is read and written electrically. However, before a write operation, all the storage cells must be erased to the same initial state by exposure of the packaged chip to ultraviolet radiation (UV ray). Erasure is performed by shining an intense ultraviolet light through a window that is designed into the memory chip. EPROM is optically managed and more expensive than PROM, but it has the advantage of the multiple update capability.

- Electrically Erasable programmable ROM (EEPROM)
  - This is a read mostly memory that can be written into at any time without erasing prior contents, only the byte or byte addresses are updated. The write operation takes considerably longer than the read operation, on the order of several hundred microseconds per byte. The EEPROM combines the advantage of non-volatility with the flexibility of being updatable in place, using ordinary bus control, addresses and data lines. EEPROM is more expensive than EPROM and also is less dense, supporting fewer bits per chip.
- Flash Memory
  - Flash memory is also the semiconductor memory and because of the speed with which it can be reprogrammed, it is termed as flash. It is interpreted between EPROM and EEPROM in both cost and functionality. Like EEPROM, flash memory uses an electrical erasing technology. An entire flash memory can be erased in one or a few seconds, which is much faster than EPROM. In addition, it is possible to erase just blocks of memory rather than an entire chip. However, flash memory doesn't provide byte level erasure, a section of memory cells are erased in an action or 'flash'.

# **External Memory**

• The devices that provide backup storage are called external memory or auxiliary memory. It includes serial access type such as magnetic tapes and random access type such as magnetic disks.

# **Magnetic Tape**

• A magnetic tape is the strip of plastic coated with a magnetic recording medium. Data can be recorded and read as a sequence of character through read / write head. It can be stopped, started to move forward or in reverse or can be rewound. Data on tapes are structured as number of parallel tracks running length wise. Earlier tape system typically used nine tracks. This made it possible to store data one byte at a time with additional parity bit as 9th track. The recording of data in this form is referred to as parallel recording.

# **Magnetic Disk**

• A magnetic disk is a circular plate constructed with metal or plastic coated with magnetic material often both side of disk are used and several disk stacked on one spindle which Read/write head available on each surface. All disks rotate together at high speed. Bits are stored in magnetize surface in spots along concentric circles called tracks. The tracks are commonly divided into sections called sectors. After the read/write head are positioned in specified track the system has to wait until the rotating disk reaches the specified sector under read/write head. Information transfer is very fast once the beginning of sector has been reached. Disk that are permanently attached to the unit assembly and cannot be used by occasional user are called hard disk drive with removal disk is called floppy disk.

# **Optical Disk**

- The huge commercial success of CD enabled the development of low cost optical disk storage technology that has revolutionized computer data storage. The disk is form from resin such as polycarbonate. Digitally recorded information is imprinted as series of microscopic pits on the surface of poly carbonate. This is done with the finely focused high intensity leaser. The pitted surface is then coated with reflecting surface usually aluminum or gold. The shiny surface is protected against dust and scratches by the top coat of acrylic.
- Information is retrieved from CD by low power laser. The intensity of reflected light of laser changes as it encounters a pit. Specifically if the laser beam falls on pit which has somewhat rough surface the light scatters and low intensity is reflected back to the surface. The areas between pits are called lands. A land is a smooth surface which reflects back at higher intensity. The change between pits and land is detected by photo sensor and converted into digital signal. The sensor tests the surface at regular interval.

# **DVD-Technology**

- Multi-layer
- Very high capacity (4.7G per layer)
- Full length movie on single disk
- Using MPEG compression
- Finally standardized (honest!)
- Movies carry regional coding
- Players only play correct region films

# **DVD-Writable**

- Loads of trouble with standards
- First generation DVD drives may not read first generation DVD-W disks
- First generation DVD drives may not read CD-RW disks

# 5.6 Cache memory principles

# Principles

- Intended to give memory speed approaching that of fastest memories available but with large size, at close to price of slower memories
- Cache is checked first for all memory references.
- If not found, the entire block in which that reference resides in main memory is stored in a cache slot, called a line
- Each line includes a tag (usually a portion of the main memory address) which identifies which particular block is being stored
- Locality of reference implies that future references will likely come from this block of memory, so that cache line will probably be utilized repeatedly.
- The proportion of memory references, which are found already stored in cache, is called the hit ratio.

- Cache memory is intended to give memory speed approaching that of the fastest memories available, and at the same time provide a large memory size at the price of less expensive types of semiconductor memories. There is a relatively large and slow main memory together with a smaller, faster cache memory contains a copy of portions of main memory.
- When the processor attempts to read a word of memory, a check is made to determine if the word is in the cache. If so, the word is delivered to the processor. If not, a block of main memory, consisting of fixed number of words is read into the cache and then the word is delivered to the processor.
- The locality of reference property states that over a short interval of time, address generated by a typical program refers to a few localized area of memory repeatedly. So if programs and data which are accessed frequently are placed in a fast memory, the average access time can be reduced. This type of small, fast memory is called cache memory which is placed in between the CPU and the main memory.



• When the CPU needs to access memory, cache is examined. If the word is found in cache, it is read from the cache and if the word is not found in cache, main memory is accessed to read word. A block of word containing the one just accessed is then transferred from main memory to cache memory.



• Cache connects to the processor via data control and address line. The data and address lines also attached to data and address buffer which attached to a system bus from which main memory is reached.

• When a cache hit occurs, the data and address buffers are disabled and the communication is only between processor and cache with no system bus traffic. When a cache miss occurs, the desired word is first read into the cache and then transferred from cache to processor. For later case, the cache is physically interposed between the processor and main memory for all data, address and control lines.



# **Cache Operation Overview**

Fig: Cache memory / Main memory structure

- CPU generates the receive address (RA) of a word to be moved (read).
- Check a block containing RA is in cache.
- If present, get from cache (fast) and return.
- If not present, access and read required block from main memory to cache.
- Allocate cache line for this new found block.
- Load bock for cache and deliver word to CPU
- Cache includes tags to identify which block of main memory is in each cache slot



Fig: Flowchart for cache read operation

# Locality of Reference

- The reference to memory at any given interval of time tends to be confined within a few localized area of memory. This property is called locality of reference. This is possible because the program loops and subroutine calls are encountered frequently. When program loop is executed, the CPU will execute same portion of program repeatedly. Similarly, when a subroutine is called, the CPU fetched starting address of subroutine and executes the subroutine program. Thus loops and subroutine localize reference to memory.
- This principle states that memory references tend to cluster over a long period of time, the clusters in use changes but over a short period of time, the processor is primarily working with fixed clusters of memory references.

# **Spatial Locality**

- It refers to the tendency of execution to involve a number of memory locations that are clustered.
- It reflects tendency of a program to access data locations sequentially, such as when processing a table of data.

# **Temporal Locality**

• It refers to the tendency for a processor to access memory locations that have been used frequently. For e.g. Iteration loops executes same set of instructions repeatedly.

# 5.6 Elements of Cache design

#### 5.6.1 Cache size

- Size of the cache to be small enough so that the overall average cost per bit is close to that of main memory alone and large enough so that the overall average access time is close to that of the cache alone.
- The larger the cache, the larger the number of gates involved in addressing the cache.
- Large caches tend to be slightly slower than small ones even when built with the same integrated circuit technology and put in the same place on chip and circuit board.
- The available chip and board also limits cache size.

# 5.6.2 Mapping function

- The transformation of data from main memory to cache memory is referred to as memory mapping process.
- Because there are fewer cache lines than main memory blocks, an algorithm is needed for mapping main memory blocks into cache lines.
- There are three different types of mapping functions in common use and are direct, associative and set associative. All the three include following elements in each example.
  - The cache can hold 64 Kbytes
  - Data is transferred between main memory and the cache in blocks of 4 bytes each. This means that the cache is organized as 16Kbytes =  $2^{14}$  lines of 4 bytes each.
  - The main memory consists of 16 Mbytes with each byte directly addressable by a 24 bit address  $(2^{24} = 16 \text{Mbytes})$ . Thus, for mapping purposes, we can consider main memory to consist of 4Mbytes blocks of 4 bytes each.

# **Direct Mapping**

• It is the simplex technique, maps each block of main memory into only one possible cache line i.e. a given main memory block can be placed in one and only one place on cache.

```
i = j modulo m
```

Where I = cache line number; j = main memory block number; m = number of lines in the cache

- The mapping function is easily implemented using the address. For purposes of cache access, each main memory address can be viewed as consisting of three fields.
- The least significant w bits identify a unique word or byte within a block of main memory. The remaining s bits specify one of the 2<sup>s</sup> blocks of main memory.
- The cache logic interprets these s bits as a tag of (s-r) bits most significant position and a line field of r bits. The latter field identifies one of the  $m = 2^r$  lines of the cache.

Tag s-r	Line or Slot r	Word w
8	14	2

- Address length = (s + w) bits
- Number of addressable units =  $2^{s+w}$  words or bytes
- Block size = line size =  $2^{w}$  words or bytes
- Number of blocks in main memory  $= 2^{s+w}/2^w = 2^s$
- Number of lines in cache =  $m = 2^{r}$
- Size of tag = (s r) bits
- 24 bit address
- 2 bit word identifier (4 byte block)
- 22 bit block identifier
- 8 bit tag (=22-14), 14 bit slot or line
- No two blocks in the same line have the same Tag field
- Check contents of cache by finding line and checking Tag

Cache line	Main Memory blocks held
0	0, m, 2m, 3m2s-m
1	1,m+1, 2m+12s-m+1
m-1	m-1, 2m-1,3m-12s-1

Cache Line	0	1	2	3	4
	0	1	2	3	4
Main	5	6	7	8	9
Memory	10	11	12	13	14
Block	15	16	17	18	19
	20	21	22	23	24

# Note that

- all locations in a single block of memory have the same higher order bits (call them the block number), so the lower order bits can be used to find a particular word in the block.
- within those higher-order bits, their lower-order bits obey the modulo mapping given above (assuming that the number of cache lines is a power of 2), so they can be used to get the cache line for that block
- the remaining bits of the block number become a tag, stored with each cache line, and used to distinguish one block from another that could fit into that same cache



Fig: Direct mapping structure



# **Pros and Cons**

- Simple
- Inexpensive
- Fixed location for given block

• If a program accesses 2 blocks that map to the same line repeatedly, cache misses are very high

# **Associated Mapping**

- It overcomes the disadvantage of direct mapping by permitting each main memory block to be loaded into any line of cache.
- Cache control logic interprets a memory address simply as a tag and a word field
- Tag uniquely identifies block of memory
- Cache control logic must simultaneously examine every line's tag for a match which requires fully associative memory
- very complex circuitry, complexity increases exponentially with size
- Cache searching gets expensive



Fig: Associative structure

- Address length = (s + w) bits
- Number of addressable units =  $2^{s+w}$  words or bytes
- Block size = line size =  $2^{w}$  words or bytes
- Number of blocks in main memory =  $2^{s+w}/2^w = 2^s$
- Number of lines in cache = undetermined, Size of tag = s bits



Fig: Associative mapping example

- 22 bit tag stored with each 32 bit block of data
- Compare tag field with tag entry in cache to check for hit
- Least significant 2 bits of address identify which 16 bit word is required from 32 bit data block
- e.g.

Address	Tag	Data	Cache line
FFFFFC	FFFFFC	24682468	3FFF

#### Set Associated Mapping

- It is a compromise between direct and associative mappings that exhibits the strength and reduces the disadvantages
- Cache is divided into v sets, each of which has k lines; number of cache lines = vk M = v X k

```
I = j modulo v
```

Where, i = cache set number; j = main memory block number; m = number of lines in the cache

- So a given block will map directly to a particular set, but can occupy any line in that set (associative mapping is used within the set)
- Cache control logic interprets a memory address simply as three fields tag, set and word. The d set bits specify one of  $v = 2^d$  sets. Thus s bits of tag and set fields specify one of the  $2^s$  block of main memory.
- The most common set associative mapping is 2 lines per set, and is called two-way set associative. It significantly improves hit ratio over direct mapping, and the associative hardware is not too expensive.



Fig: Set associative mapping structure

- Address length = (s + w) bits
- Number of addressable units =  $2^{s+w}$  words or bytes

Block size = line size =  $2^w$  words or bytes Number of blocks in main memory =  $2^d$ • • Number of lines in set = kNumber of sets  $= v = 2^d$ Number of lines in cache =  $kv = k * 2^d$ Size of tag = (s - d) bits Tag Set+Word Data 0000 13579246 0004 000 7FF8 7FFC Set Tag Data Number Tag Data 000 13579246 0000 0000 02C 0004 11235813 02C 11235813 0001 OCE7 339C FEDCBA98 FEDCBA98 02C 02C 1FFE 1FFF 1FF 11223344 020 7FFC 2345678 2345678 1FF 4682468 32 bits 9 bits 9 bits 32 bits 0000 0004 16 Kline Cache 1FF 7FF8 7FFC 233 32 bits 16 MByte Main Memory



Fig: Set associative mapping example

- 13 bit set number
- Block number in main memory is modulo  $2^{13}$

- 000000, 00A000, 00B000, 00C000 ... map to same set
- Use set field to determine cache set to look in
- Compare tag field to see if we have a hit
- e.g

Address	Tag	Data	Set number
1FF 7FFC	1FF	12345678	1FFF
001 7FFC	001	11223344	1FFF

# 5.6.3 Replacement algorithm

• When all lines are occupied, bringing in a new block requires that an existing line be overwritten.

#### **Direct mapping**

- No choice possible with direct mapping
- Each block only maps to one line
- Replace that line

# Associative and Set Associative mapping

- Algorithms must be implemented in hardware for speed
- Least Recently used (LRU)
  - $\circ\;$  replace that block in the set which has been in cache longest with no reference to it
  - Implementation: with 2-way set associative, have a USE bit for each line in a set. When a block is read into cache, use the line whose USE bit is set to 0, then set its USE bit to one and the other line's USE bit to 0.
  - Probably the most effective method
- First in first out (FIFO)
  - replace that block in the set which has been in the cache longest
  - Implementation: use a round-robin or circular buffer technique (keep up with which slot's "turn" is next
- Least-frequently-used (LFU)
  - $\circ\;$  replace that block in the set which has experienced the fewest references or hits
  - $\circ\;$  Implementation: associate a counter with each slot and increment when used
- Random
  - $\circ$  replace a random block in the set
  - Interesting because it is only slightly inferior to algorithms based on usage

# 5.6.4 Write policy

- When a line is to be replaced, must update the original copy of the line in main memory if any addressable unit in the line has been changed
- If a block has been altered in cache, it is necessary to write it back out to main memory before replacing it with another block (writes are about 15% of memory references)
- Must not overwrite a cache block unless main memory is up to date
- I/O modules may be able to read/write directly to memory
- Multiple CPU's may be attached to the same bus, each with their own cache

# Write Through

- All write operations are made to main memory as well as to cache, so main memory is always valid
- Other CPU's monitor traffic to main memory to update their caches when needed
- This generates substantial memory traffic and may create a bottleneck
- Anytime a word in cache is changed, it is also changed in main memory
- Both copies always agree
- Generates lots of memory writes to main memory
- Multiple CPUs can monitor main memory traffic to keep local (to CPU) cache up to date
- Lots of traffic
- Slows down writes
- Remember bogus write through caches!

# Write back

- When an update occurs, an UPDATE bit associated with that slot is set, so when the block is replaced it is written back first
- During a write, only change the contents of the cache
- Update main memory only when the cache line is to be replaced
- Causes "cache coherency" problems -- different values for the contents of an address are in the cache and the main memory
- Complex circuitry to avoid this problem
- Accesses by I/O modules must occur through the cache
- Multiple caches still can become invalidated, unless some cache coherency system is used. Such systems include:
  - Bus Watching with Write Through other caches monitor memory writes by other caches (using write through) and invalidates their own cache line if a match
  - Hardware Transparency additional hardware links multiple caches so that writes to one cache are made to the others
  - Non-cacheable Memory only a portion of main memory is shared by more than one processor, and it is non-cacheable

# 5.6.5 Number of caches L1 and L2 Cache On-chip cache (L1 Cache)

- It is the cache memory on the same chip as the processor, the on-chip cache. It reduces the processor's external bus activity and therefore speeds up execution times and increases overall system performance.
- Requires no bus operation for cache hits
- Short data paths and same speed as other CPU transactions

# **Off-chip cache (L2 Cache)**

- It is the external cache which is beyond the processor. If there is no L2 cache and processor makes an access request for memory location not in the L1 cache, then processor must access DRAM or ROM memory across the bus. Due to this typically slow bus speed and slow memory access time, this results in poor performance. On the other hand, if an L2 SRAM cache is used, then frequently the missing information can be quickly retrieved.
- It can be much larger
- It can be used with a local bus to buffer the CPU cache-misses from the system bus

# **Unified and Split Cache**

- Unified Cache
  - Single cache contains both instructions and data. Cache is flexible and can balance "allocation" of space to instructions or data to best fit the execution of the program.
  - Has a higher hit rate than split cache, because it automatically balances load between data and instructions (if an execution pattern involves more instruction fetches than data fetches, the cache will fill up with more instructions than data)
  - Only one cache need be designed and implemented

# • Split Cache

- Cache splits into two parts first for instruction and second for data. Can outperform unified cache in systems that support parallel execution and pipelining (reduces cache contention)
- Trend is toward split cache because of superscalar CPU's
- Better for pipelining, pre-fetching, and other parallel instruction execution designs
- Eliminates cache contention between instruction processor and the execution unit (which uses data)

# Multiprocessors

# **Characteristics of multiprocessors**

- A multiprocessor system is an interconnection of two or more CPUs with memory and input-output equipment.
- The term "processor" in multiprocessor can mean either a central processing unit (CPU) or an input-output processor (IOP).
- Multiprocessors are classified as *multiple instruction stream, multiple data stream* (MIMD) systems
- The similarity and distinction between multiprocessor and multicomputer are
  - Similarity
    - Both support concurrent operations
  - $\circ$  Distinction
    - The network consists of several autonomous computers that may or may not communicate with each other.
    - A multiprocessor system is controlled by one operating system that provides interaction between processors and all the components of the system cooperate in the solution of a problem.
- Multiprocessing improves the reliability of the system.
- The benefit derived from a multiprocessor organization is an improved system performance.
  - Multiple independent jobs can be made to operate in parallel.
  - A single job can be partitioned into multiple parallel tasks.
- Multiprocessing can improve performance by decomposing a program into parallel executable tasks.
  - $\circ\,$  The user can explicitly declare that certain tasks of the program be executed in parallel.
    - This must be done prior to loading the program by specifying the parallel executable segments.
  - The other is to provide a compiler with multiprocessor software that can automatically detect parallelism in a user's program.
- Multiprocessor are classified by the way their memory is organized.
  - A multiprocessor system with *common shared memory* is classified as a *shared-memory* or *tightly coupled multiprocessor*.
    - Tolerate a *higher degree* of interaction between tasks.
  - Each processor element with its own *private local memory* is classified as a *distributed-memory* or *loosely coupled system*.
    - Are most efficient when the interaction between tasks is *minimal*

# **Interconnection Structures**

- The components that form a multiprocessor system are CPUs, IOPs connected to inputoutput devices, and a memory unit.
- The interconnection between the components can have different physical configurations, depending on the number of transfer paths that are available
  - Between the processors and memory in a shared memory system
  - Among the processing elements in a loosely coupled system
- There are several physical forms available for establishing an interconnection network.
  - Time-shared common bus
  - Multiport memory
  - Crossbar switch
  - Multistage switching network
  - Hypercube system

# **Time Shared Common Bus**

- A common-bus multiprocessor system consists of a number of processors connected through a common path to a memory unit.
- Disadv.:
  - Only one processor can communicate with the memory or another processor at any given time.
  - As a consequence, the total overall transfer rate within the system is limited by the speed of the single path
- A more economical implementation of a dual bus structure is depicted in Fig. below.
- Part of the local memory may be designed as a *cache memory* attached to the CPU.



Fig: Time shared common bus organization



Fig: System bus structure for multiprocessorsa

# **Multiport Memory**

- A multiport memory system employs separate buses between each memory module and each CPU.
- The module must have internal control logic to determine which port will have access to memory at any given time.
- Memory access conflicts are resolved by assigning fixed priorities to each memory port.
- *Adv*.:
  - The high transfer rate can be achieved because of the multiple paths.
- Disadv.:
  - $\circ\,$  It requires expensive memory control logic and a large number of cables and connections



Fig: Multiport memory organization

# **Crossbar Switch**

- Consists of a number of *crosspoints* that are placed at intersections between processor buses and memory module paths.
- The small square in each crosspoint is a *switch* that determines the path from a processor to a memory module.
- Adv.:
  - Supports simultaneous transfers from all memory modules
- Disadv.:
  - The hardware required to implement the switch can become quite large and complex.
- Below fig. shows the functional design of a crossbar switch connected to one memory module.



# Fig: Crossbar switch



Fig: Block diagram of crossbar switch

# Multistage Switching Network

The basic component of a multistage network is a two-input, two-output interchange • switch as shown in Fig. below.



- Using the 2x2 switch as a building block, it is possible to build a multistage network to • control the communication between a number of sources and destinations.
  - To see how this is done, consider the binary tree shown in Fig. below.
  - Certain request patterns cannot be satisfied simultaneously. i.e., if  $P_1 \rightarrow 000 \sim 011$ , then  $P_2 \rightarrow 100 \sim 111$





Fig: 8 x 8 Omega Switching Network

- Some request patterns cannot be connected simultaneously. i.e., any two sources cannot be connected simultaneously to destination 000 and 001
- In a tightly coupled multiprocessor system, the source is a processor and the destination is a memory module.
- Set up the path  $\rightarrow$  transfer the address into memory  $\rightarrow$  transfer the data
- In a loosely coupled multiprocessor system, both the source and destination are processing elements.

# Hypercube System

- The hypercube or binary n-cube multiprocessor structure is a loosely coupled system composed of N=2<sup>n</sup> processors interconnected in an n-dimensional binary cube.
  - Each processor forms a node of the cube, in effect it contains not only a CPU but also local memory and I/O interface.
  - Each processor address differs from that of each of its n neighbors by exactly one bit position.
- Fig. below shows the hypercube structure for n=1, 2, and 3.
- Routing messages through an *n*-cube structure may take from one to *n* links from a source node to a destination node.
  - A routing procedure can be developed by computing the exclusive-OR of the source node address with the destination node address.
  - The message is then sent along any one of the axes that the resulting binary value will have 1 bits corresponding to the axes on which the two nodes differ.
- A representative of the hypercube architecture is the Intel iPSC computer complex.
  - It consists of 128(n=7) microcomputers, each node consists of a CPU, a floating-point processor, local memory, and serial communication interface units.



Fig: Hypercube structures for n=1,2,3

#### Inter processor Communication and Synchronization

- The various processors in a multiprocessor system must be provided with a facility for *communicating* with each other.
  - A communication path can be established through *a portion of memory* or *a common input-output channels*.
- The sending processor structures a request, a message, or a procedure, and places it in the memory mailbox.
  - Status bits residing in common memory
  - The receiving processor can check the mailbox *periodically*.
  - The response time of this procedure can be time consuming.
- A more efficient procedure is for the sending processor to alert the receiving processor directly by means of an *interrupt signal*.
- In addition to shared memory, a multiprocessor system may have other shared resources. e.g., a magnetic disk storage unit.
- To prevent conflicting use of shared resources by several processors there must be a provision for assigning resources to processors. i.e., operating system.
- There are three organizations that have been used in the design of operating system for multiprocessors: *master-slave configuration*, *separate operating system*, and *distributed operating system*.
- In a master-slave mode, one processor, master, always executes the operating system functions.
- In the separate operating system organization, each processor can execute the operating system routines it needs. This organization is more suitable for *loosely coupled systems*.
- In the distributed operating system organization, the operating system routines are distributed among the available processors. However, each particular operating system function is assigned to only one processor at a time. It is also referred to as a *floating operating system*.

# Loosely Coupled System

- There is *no shared memory* for passing information.
- The communication between processors is by means of message passing through *I/O channels*.
- The communication is initiated by one processor calling a *procedure* that resides in the memory of the processor with which it wishes to communicate.
- The communication efficiency of the interprocessor network depends on the *communication routing protocol, processor speed, data link speed, and the topology of the network.*

#### **Interprocess Synchronization**

- The instruction set of a multiprocessor contains basic instructions that are used to implement communication and synchronization between cooperating processes.
  - Communication refers to the exchange of data between different processes.
  - Synchronization refers to the special case where the data used to communicate between processors is control information.

- Synchronization is needed to enforce the *correct sequence of processes* and to ensure *mutually exclusive access* to shared writable data.
- Multiprocessor systems usually include various mechanisms to deal with the synchronization of resources.
  - Low-level primitives are implemented directly by the hardware.
  - These primitives are the basic mechanisms that enforce mutual exclusion for more complex mechanisms implemented in software.
  - A number of hardware mechanisms for mutual exclusion have been developed. A binary semaphore

#### Mutual Exclusion with Semaphore

- A properly functioning multiprocessor system must provide a mechanism that will guarantee orderly access to shared memory and other shared resources.
  - Mutual exclusion: This is necessary to protect data from being changed simultaneously by two or more processors.
  - Critical section: is a program sequence that must complete execution before another processor accesses the same shared resource.
- A *binary variable* called a *semaphore* is often used to indicate whether or not a processor is executing a critical section.
- Testing and setting the semaphore is itself a critical operation and must be performed as a single indivisible operation.
- A semaphore can be initialized by means of a *test and set instruction* in conjunction with a hardware *lock* mechanism.
- The instruction TSL SEM will be executed in two memory cycles (the first to read and the second to write) as follows: R ← M[SEM], M[SEM] ← 1
- Note that the lock signal must be active during the execution of the test-and-set instruction.