Jaipur Engineering College and Research Centre Computer Architecture and Organization (6CS4-04) Session 2020-21

<u>Computer Architecture & Organization (6CS4-04)</u>

Computer Science and Engineering Department

Vision of the Department

To become renowned Centre of excellence in computer science and engineering and make competent engineers & professionals with high ethical values prepared for lifelong learning.

Mission of the Department

- To impart outcome based education for emerging technologies in the field of computer science and engineering.
- To provide opportunities for interaction between academia and industry.
- To provide platform for lifelong learning by accepting the change in technologies.
- To develop aptitude of fulfilling social responsibilities.

Program Outcomes (PO):

- **Engineering knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- **Problem analysis**: Identify, formulate, research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- **Design/development of solutions**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- **Conduct investigations of complex problems**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- **Modern tool usage**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
- **The engineer and society**: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- **Environment and sustainability**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

Jaipur Engineering College and Research Centre Computer Architecture and Organization (6CS4-04) Session 2020-21

- **Ethics**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- **Individual and team work**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- **Communication**: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- **Project management and finance**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- **Life-long learning**: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

Program Educational Objectives (PEO):

PEO1: To provide students with the fundamentals of Engineering Sciences with more emphasis in computer science and engineering by way of analyzing and exploiting engineering challenges.

PEO2: To train students with good scientific and engineering knowledge so as to comprehend, analyze, design, and create novel products and solutions for the real life problems.

PEO3: To inculcate professional and ethical attitude, effective communication skills, teamwork skills, multidisciplinary approach, entrepreneurial thinking and an ability to relate engineering issues with social issues.

PEO4: To provide students with an academic environment aware of excellence, leadership, written ethical codes and guidelines, and the self-motivated life-long learning needed for a successful professional career.

PEO5: To prepare students to excel in Industry and Higher education by educating Students along with High moral values and Knowledge.

Program Specific Outcome (PSO):

PSO: Ability to interpret and analyze network specific and cyber security issues, automation in real word environment.

PSO2: Ability to Design and Develop Mobile and Web-based applications under realistic constraints.

Jaipur Engineering College and Research Centre

Computer Architecture and Organization (6CS4-04)

Session 2020-21

COURSE OUTCOMES: After Completion of the course, Students will be able to:

CO1: Identification of registers, micro-operations and basic computer organizations & design

CO2: Identification of computer architecture and processing

CO3: Introduction and applications of computer arithmetic operations

CO4 : Knowledge of computer Memory organization

Mapping Between CO and PO

CO-PO Mapping												
	Computer Architecture 6CS4-04											
	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
Co1: Ability to												
understand the												
functional units of the												
processor and various												
micro operations.	2	2	2	1	1	1	1	1	1	2	1	3
Co2: Analyze different												
architectural and												
organizational design												
issues that can affect the												
performance of a												
computer.	3	3	3	2	2	1	1	1	1	2	1	3
Co3. Examine the												
airthmetic problems and												
principles of computer												
design.	3	2	2	2	2	1	1	1	1	2	1	3
Co4. Describe and												
examine the concept of												
cache memory, Virtual												
memory and I/O												
organization.	3	2	2	2	1	1	1	1	1	1	1	3

Mapping Between CO and PSO:

CO-PSO Mapping		
Computer Architecture 6CS4-04		
	PSO1	PSO2
Co1: Ability to understand the functional units of the processor and various micro operations.		
	1	1
Co2: Analyze different architectural and organizational design issues that can affect the		
performance of a computer.	2	1
Co3. Examine the airthmetic problems and principles of computer design.	2	1
Co4. Describe and examine the concept of cache memory, Virtual memory and I/O		
organization.	1	1

Jaipur Engineering College and Research Centre Computer Architecture and Organization (6CS4-04) Session 2020-21



RAJASTHAN TECHNICAL UNIVERSITY, KOTA

Syllabus

III Year-VI Semester: B.Tech. Computer Science and Engineering

6CS4-04: Computer Architecture and Organization

Cree 3L+	lit: 3 Max. Marks: 150(IA:30, DT+0P End Term Exan	ETE:120)
SN	Contents	Hours
1	Introduction: Objective, scope and outcome of the course.	01
2	Computer Data Representation: Basic computer data types, Complements, Fixed point representation, Register Transfer and Micro-operations: Floating point representation, Register Transfer language, Register Transfer, Bus and Memory Transfers (Tree-State Bus Buffers, Memory Transfer), Arithmetic Micro-Operations, Logic Micro-Operations, Shift Micro-Operations, Arithmetic logical shift unit. Basic Computer Organization and DesignInstruction codes, Computer registers, computer instructions, Timing and Control, Instruction cycle, Memory-Reference Instructions, Input-output and interrupt, Complete computer description, Design of Basic computer, design of Accumulator Unit.	10
3	Programming The Basic Computer: Introduction, Machine Language, Assembly Language, assembler, Program loops, Programming Arithmetic and logic operations, subroutines, I-O Programming. Micro programmed Control: Control Memory, Address sequencing, Micro program Example, design of control Unit	7
4	Central Processing Unit: Introduction, General Register Organization, Stack Organization, Instruction format, Addressing Modes, data transfer and manipulation, Program Control, Reduced Instruction Set Computer (RISC)Pipeline And Vector Processing, Flynn's taxonomy, Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction, Pipeline, RISC Pipeline, Vector Processing, Array Processors	8
5	Computer Arithmetic: Introduction, Addition and subtraction, Multiplication Algorithms (Booth Multiplication Algorithm), Division Algorithms, Floating Point Arithmetic operations, Decimal Arithmetic Unit. Input-Output Organization, Input-Output Interface, Asynchronous Data Transfer, Modes Of Transfer, Priority Interrupt, DMA, Input-Output Processor (IOP), CPUIOP Communication, Serial communication.	8
6	Memory Organization: Memory Hierarchy, Main Memory, Auxiliary Memory, Associative Memory, Cache Memory, Virtual Memory. Multipreocessors: Characteristics of Multiprocessors, Interconnection Structures, Inter-processor Arbitration, Inter- processor Communication and Synchronization, Cache Coherence, Shared Memory Multiprocessors.	8
	Total	42
	Office of Dean Aca Raiasthan Technical	demic Affairs University, Kota

Syllabus of 3rd Year B. Tech. (CS) for students admitted in Session 2017-18 onwards. Page 5

Jaipur Engineering College and Research Centre

Computer Architecture and Organization (6CS4-04)

Session 2020-21

Computer Architecture and Organization (6CS4-04)

LECTURE PLAN: Unit No./ Total Lecture Lect. Lect. Reqd. **Topics** Reqd. No. 1. Objective, scope and outcome of the course. Basic computer data types, Complements, Fixed point representation, Register Transfer 1 1 2. Micro-operations: 2a. Floating point representation, Register Transfer language 1 2 2b. Register Transfer, Bus and Memory Transfers (Tree-State Bus Buffers, Memory Transfer) 3 1 Unit-I 2c. Arithmetic Micro-Operations, Logic Micro-Operations 1 4 (10)2d. Shift Micro-Operations, Arithmetic logical shift unit 5 1 3. Basic Computer Organization and Design Instruction codes 1 6 4. Computer registers, computer instructions 1 7 5. Timing and Control, Instruction cycle, 1 8 6. Memory-Reference Instructions, Input-output and interrupt 9 1 7. Complete computer description, Design of Basic computer, design of Accumulator Unit 1 10 **BC-1 Von Neuman Architecture** 1 11 1. Introduction, machine language, Assembly language 1 12 2. Assembler, Program loops 1 13 3. Programming Arithmetic and logic operations 1 14 4. Subroutines and I-O Programming 1 15 Unit-II 5. Control Memory 1 16 (7) 6. Address Sequencing 1 17 7. Micro program Example 18 1 8. Design of control unit 19 1 1. Introduction General Register Organization 20 1 2. Stack Organization, Instruction Format 21 1 3. Addressing Modes, Data transfer and manipulation 22 1 UNIT 4. Program Control, Reduced Instruction set computer (RISC) pipeline 23 1 **III (8)** 5. Vector Processing and Flynn's taxonomy 24 1 6. Parallel processing, pipeline 25 1 7. Arithmetic pipeline, Instruction pipeline 26 1 8. RISC pipeline, Vector Processing and Array Processing 1 27 1. Introduction, Addition and subtraction 28 1 2. Multiplication Algorithms (Booth Multiplication Algorithm) 1 29 3. Division Algorithms, Floating Point Arithmetic operations 30 1 Unit-4. Decimal Arithmetic Unit, Input-Output Organization 31 1 IV (8) 5. Input-Output Interface, Asynchronous Data Transfer 32 1 6. Modes of Transfer, Priority Interrupt 1 33 7. DMA, Input-Output Processor (IOP) 1 34

Jaipur Engineering College and Research Centre Computer Architecture and Organization (6CS4-04)

Session 2020-21

	8. CPU-IOP Communication, Serial communication	1	35
BC-2	Interaction of computer with hardware	1	36
	1. Memory Hierarchy	1	37
	2.Main Memory, Auxiliary memory	1	38
	3. Associative memory,	1	39
Unit V	4. Cache Memory, Virtual Memory	1	40
(8)	5. Microprocessor: Characteristics of microprocessor	1	41
(0)	6. Interconnection Structure	1	42
	7. Inter-processer Arbitration, Intercrosses communication and		
	synchronization	1	43
	8. Cache Coherence, Shared Memory Multiprocessor	1	44
BC 3	Different Operating System Architectures and their relation to Computer		
DC-3	System Architectures	1	45

This schedule is tentative and is subject to minimal changes during teaching.

PROGRAMMING THE BASIC COMPUTER

Introduction

Machine Language

Assembly Language

Assembler

Program Loops

Programming Arithmetic and Logic Operations

Subroutines

Input-Output Programming

Those concerned with computer architecture should have a knowledge of both hardware and software because the two branches influence each other.

Instruction Set of the Basic Computer

ĺ	Symbol	Hexa code	Description	
ľ	AND	0 or 8	AND M to AC	m: effective address
	ADD	1 or 9	Add M to AC, carry to E	M: memory word (operand)
	LDA	2 or A	Load AC from M	found at m
	STA	3 or B	Store AC in M	
	BUN	4 or C	Branch unconditionally to m	
	BSA	5 or D	Save return address in m and branch to m+1	
	ISZ	6 or E	Increment M and skip if zero	
	CLA	7800	Clear AC	
	CLE	7400	Clear E	
	СМА	7200	Complement AC	
	СМЕ	7100	Complement E	
	CIR	7080	Circulate right E and AC	
	CIL	7040	Circulate left E and AC	
	INC	7020	Increment AC, carry to E	
	SPA	7010	Skip if AC is positive	
	SNA	7008	Skip if AC is negative	
	SZA	7004	Skip if AC is zero	
	SZE	7002	Skip if E is zero	
	HLT	7001	Halt computer	
	INP	F800	Input information and clear flag	
	OUT	F400	Output information and clear flag	
	SKI	F200	Skip if input flag is on	
	SKO	F100	Skip if output flag is on	
	ION	F080	Turn interrupt on	
	IOF	F040	Turn interrupt off	

Program

A list of instructions or statements for directing the computer to perform a required data processing task

Various types of programming languages

- Hierarchy of programming languages
 - Machine-language
 - Binary code
 - Octal or hexadecimal code
 - Assembly-language

 Symbolic code

(Assembler)

- Symbolic code
- High-level language

(Compiler)

COMPARISON OF PROGRAMMING LANGUAGES

Binary Program to Add Two Numbers

Location	Instruction Code
0	0010 0000 0000 0100
1	0001 0000 0000 0101
10	0011 0000 0000 0110
11	0111 0000 0000 0001
100	0000 0000 0101 0011
101	1111 1111 1110 1001
110	0000 0000 0000 0000

Program with Symbolic OP-Code

Locatior	า	Instr	ruction Comments
000	LDA	004	Load 1st operand into AC
001	ADD	005	Add 2nd operand to AC
002	STA	006	Store sum in location 006
003	HLT		Halt computer
004	0053		1st operand
005	FFE9		2nd operand (negative)
006	0000		Store sum here

Fortran Program

INTEGER A, B, C DATA A,83 / B,-23 C = A + B END

Computer Organization

Hexa program

Location	Instruction
000	2004
001	1005
002	3006
003	7001
004	0053
005	FFE9
006	0000

Assembly-Language Program

	ORG LDA	0 A	/Origin of program is location 0 /Load_operand from location A
	ADD	В	Add operand from location B
	STA	С	/Store sum in location C
	HLT		/Halt computer
А,	DEC	83	/Decimal operand
В,	DEC	-23	/Decimal operand
С,	DEC	0	/Sum stored in location C
	END		/End of symbolic program

ASSEMBLY LANGUAGE

Syntax of the BC assembly language

Each line is arranged in three columns called fields *Label* field

- May be empty or may specify a symbolic address consists of up to 3 characters

- Terminated by a comma

Instruction field

- Specifies a machine or a pseudo instruction
- May specify one of
 - * Memory reference instr. (MRI)

MRI consists of two or three symbols separated by spaces.

ADD OPR (direct address MRI)

ADD PTR I (indirect address MRI)

* Register reference or input-output instr.

Non-MRI does not have an address part

* Pseudo instr. with or without an operand

Symbolic address used in the instruction field must be

defined somewhere as a label

Comment field

- May be empty or may include a comment

PSEUDO-INSTRUCTIONS

line

ORC	S N
	Hexadecimal number N is the memory loc.
	for the instruction or operand listed in the following
END	
	Denotes the end of symbolic program
DEC	N S N
	Signed decimal number N to be converted to the binary
HEX	Ň

Hexadecimal number N to be converted to the binary

M	OR LD/ CM INC AD ST/ ST/ HL IN, DE UB, DE	G 100 A SUB A D MIN A DIF T C 83 C -23 X 0	 / Origin of program is location 100 / Load subtrahend to AC / Complement AC / Increment AC / Add minuend to AC / Add minuend to AC / Store difference / Halt computer / Minuend / Subtrahend / Difference stored here
D	IF, HE EN	C -23 X 0 D	/ Subtrahend / Difference stored here / End of symbolic program

TRANSLATION TO BINARY

Hexadecimal Code			
Location	Content	Symboli	c Program
100 101 102 103 104 105 106 107	2107 7200 7020 1106 3108 7001 0053	MIN,	ORG 100 LDA SUB CMA INC ADD MIN STA DIF HLT DEC 83 DEC 23
108	0000	DIF,	HEX 0 END

ASSEMBLER - FIRST PASS -

Assembler

Source Program - Symbolic Assembly Language Program

Object Program - Binary Machine Language Program

Two pass assembler

1st pass: generates a table that correlates all user defined (address) symbols with their binary equivalent value 2nd pass: binary translation



ASSEMBLER - SECOND PASS -

Second Pass

Machine instructions are translated by means of table-lookup procedures; (1. Pseudo-Instruction Table, 2. MRI Table, 3. Non-MRI Table



PROGRAM LOOPS

Loop: A sequence of instructions that are executed many times, each with a different set of data Fortran program to add 100 numbers: DIMENSION A(100)

DIMENSION A(100) INTEGER SUM, A SUM = 0 DO 3 J = 1, 100 SUM = SUM + A(1)

3 SUM = SUM + A(J)

Assembly-language program to add 100 numbers:

LOP, ADS, PTR,	ORG 100 LDA ADS STA PTR LDA NBR STA CTR CLA ADD PTR I ISZ PTR ISZ CTR BUN LOP STA SUM HLT HEX 150 HEX 0 DEC 100	 / Origin of program is HEX 100 / Load first address of operand / Store in pointer / Load -100 / Store in counter / Clear AC / Add an operand to AC / Increment pointer / Increment counter / Repeat loop again / Store sum / Halt / First address of operands / Reserved for a pointer
NBR, CTR,	HEX 0 DEC -100 HEX 0	/ Reserved for a pointer / Initial value for a counter / Reserved for a counter
50M,	ORG 150 DEC 75	/ Sum is stored here / Origin of operands is HEX 150 / First operand
	: DEC 23 END	/ Last operand / End of symbolic program

PROGRAMMING ARITHMETIC AND LOGIC OPERATIONS

Implementation of Arithmetic and Logic Operations

- Software Implementation
 - Implementation of an operation with a program using machine instruction set
 - Usually when the operation is not included in the instruction set
- Hardware Implementation
 - Implementation of an operation in a computer with one machine instruction

Software Implementation example:

- * Multiplication
 - For simplicity, unsigned positive numbers
 - 8-bit numbers -> 16-bit product

FLOWCHART OF A PROGRAM - Multiplication -



ASSEMBLY LANGUAGE PROGRAM - Multiplication -

LOP,	ORG 100 CLE LDA Y CIR STA Y SZE BUN ONE BUN ZRO	/ Clear E / Load multiplier / Transfer multiplier bit to E / Store shifted multiplier / Check if bit is zero / Bit is one; goto ONE / Bit is zero; goto ZRO
ONE,	LDA X ADD P STA P CLE	/ Load multiplicand / Add to partial product / Store partial product / Clear E
ZRO,	LDA X CIL STA X ISZ CTR BUN LOP HLT	/ Load multiplicand / Shift left / Store shifted multiplicand / Increment counter / Counter not zero; repeat loop / Counter is zero; halt
CTR, X, Y, P,	DEC -8 HEX 000F HEX 000B HEX 0 END	/ This location serves as a counter / Multiplicand stored here / Multiplier stored here / Product formed here

ASSEMBLY LANGUAGE PROGRAM - Double Precision Addition -

LDA	AL	/ Load A low
ADD	BL	/ Add B low, carry in E
STA	CL	/ Store in C low
CLA		/ Clear AC
CIL		/ Circulate to bring carry into AC(16)
ADD	AH	/ Add A high and carry
ADD	BH	/ Add B high
STA	СН	/ Store in C high
HLT		-

ASSEMBLY LANGUAGE PROGRAM - Logic and Shift Operations -

Logic operations

- BC instructions : AND, CMA, CLA
- Program for OR operation

LDA A	/ Load 1st operand
CMA	/ Complement to get A'
STA TMP	/ Store in a temporary location
LDA B	/ Load 2nd operand B
CMA	/ Complement to get B'
AND TMP	/ AND with A' to get A' AND B'
СМА	/ Complement again to get A OR B

- Shift operations BC has Circular Shift only
 - Logical shift-right operation

CLE CIR

	-		
-	Logical	shift-left	operation



- Arithmetic right-shift operation

CLE	/ Clear E to 0
SPA	/ Skip if AC is positive
CME	/ AC is negative
CIR	/ Circulate E and AC

SUBROUTINES

Subroutine

- A set of common instructions that can be used in a program many times.
- Subroutine *linkage* : a procedure for branching to a subroutine and returning to the main program

Example

<i>Loc.</i> 100 101 102 103 104 105 106 107 108	X, Y,	ORG 100 LDA X BSA SH4 STA X LDA Y BSA SH4 STA Y HLT HEX 1234 HEX 4321	/ Main program / Load X / Branch to subroutine / Store shifted number / Load Y / Branch to subroutine again / Store shifted number
109 10A 10B 10C 10D 10E 10F 110	SH4, MSK,	HEX 0 CIL CIL CIL CIL AND MSK BUN SH4 I HEX FFF0 END	 / Subroutine to shift left 4 times / Store return address here / Circulate left once / Circulate left fourth time / Set AC(13-16) to zero / Return to main program / Mask operand

SUBROUTINE PARAMETERS AND DATA LINKAGE

Linkage of Parameters and Data between the Main Program and a Subroutine

- via Registers
- via Memory locations

-

Example: Subroutine performing LOGICAL OR operation; Need two parameters

Loc.		ORG 200	
200		LDA X	/ Load 1st operand into AC
201		BSA OR	/ Branch to subroutine OR
202		HEX 3AF6	/ 2nd operand stored here
203		STA Y	/ Subroutine returns here
204		HLT	
205	Х,	HEX 7B95	/ 1st operand stored here
206	Υ,	HEX 0	/ Result stored here
207	OR,	HEX 0	/ Subroutine OR
208		СМА	/ Complement 1st operand
209		STA TMP	/ Store in temporary location
20A		LDA OR I	/ Load 2nd operand
20B		СМА	/ Complement 2nd operand
20C		AND TMP	/ AND complemented 1st operand
20D		СМА	/ Complement again to get OR
20E		ISZ OR	/ Increment return address
20F		BUN OR I	/ Return to main program
210	TMP,	HEX 0	/ Temporary storage
		END	

SUBROUTINE - Moving a Block of Data -

	BSA MVE HEX 100 HEX 200 DEC -16 HLT	/ Main program / Branch to subroutine / 1st address of source data / 1st address of destination data / Number of items to move	
MVE,	HEX 0	/ Subroutine MVE	
	LDA MVE I	/ Bring address of source	
	STA PT1	/ Store in 1st pointer	
	ISZ MVE	/ Increment return address	
	LDA MVE I	/ Bring address of destination	
	STA PT2	/ Store in 2nd pointer	
	ISZ MVE	/ Increment return address	
	LDA MVE I	/ Bring number of items	
	STA CTR	/ Store in counter	
	ISZ MVE	/ Increment return address	
LOP,	LDA PT1 I	/ Load source item	
	STA PT2 I	/ Store in destination	
	ISZ PT1	/ Increment source pointer	
	ISZ PT2	/ Increment destination pointer	SUE
	ISZ CTR	/ Increment counter	DIM
	BUN LOP	/ Repeat 16 times	DO
	BUN MVE I	/ Return to main program	20 DES
PT1,			RET
PT2,			END
CTR,			

Fortran subroutine

SUBROUTINE MVE (SOURCE, DEST, N) DIMENSION SOURCE(N), DEST(N) DO 20 I = 1, N 20 DEST(I) = SOURCE(I) RETURN END

Program to Input one Character(Byte)

CIF,	SKI BUN CIF	/ Check input flag / Flag=0_branch to check again
	INP	/ Flag=1, input character
	OUT	/ Display to ensure correctness
	STA CHR	/ Store character
	HLT	
CHR,		/ Store character here

Program to Output a Character

COF.	LDA CHR SKO	/ Load character into AC / Check output flag
,	BUN COF	/ Flag=0, branch to check again
	OUT	/ Flag=1, output character
	HLT	
CHR,	HEX 0057	/ Character is "W"

Subroutine to Input 2 Characters and pack into a word

IN2, FST,	 SKI	/ Subroutine entry
·	BUN FST	
	OUT	/ Input 1st character
	BSA SH4	/ Logical Shift left 4 bits
	BSA SH4	/ 4 more bits
SCD,	SKI	
	BUN SCD	
	INP	/ Input 2nd character
	OUT	
	BUN IN2 I	/ Return

PROGRAM INTERRUPT

Tasks of Interrupt Service Routine

- Save the Status of CPU Contents of processor registers and Flags
- Identify the source of Interrupt Check which flag is set
- Service the device whose flag is set (Input Output Subroutine)
- Restore contents of processor registers and flags
- Turn the interrupt facility on
- Return to the running program Load PC of the interrupted program

INTERRUPT SERVICE ROUTINE

Loc			
0 1 100 101 102 103 104	ZRO,	- BUN SRV CLA ION LDA X ADD Y STA Z	/ Return address stored here / Branch to service routine / Portion of running program / Turn on interrupt facility / Interrupt occurs here / Program returns here after interrupt
200	SRV, NXT, EXT, SAC, SE, PT1,	STA SAC CIR STA SE SKI BUN NXT INP OUT STA PT1 I ISZ PT1 SKO BUN EXT LDA PT2 I OUT ISZ PT2 LDA SE CIL LDA SAC ION BUN ZRO I - -	<pre>/ Interrupt service routine / Store content of AC / Move E into AC(1) / Store content of E / Check input flag / Flag is off, check next flag / Flag is on, input character / Print character / Print character / Store it in input buffer / Increment input pointer / Check output flag / Flag is off, exit / Load character from output buffer / Output character / Increment output pointer / Restore value of AC(1) / Shift it to E / Restore content of AC / Turn interrupt on / Return to running program / AC is stored here / Pointer of input buffer</pre>

MICROPROGRAMMED CONTROL

Contents:

- ✓ Control memory
- ✓ Address Sequencing
- ✓ Microprogram Example
- ✓ Design of Control Unit

Introduction:

- > The function of the control unit in a digital computer is to initiate sequence of microoperations.
- Control unit can be implemented in two ways
 - o Hardwired control
 - Microprogrammed control

Hardwired Control:

- ✓ When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be *hardwired*.
- ✓ The key characteristics are
 - High speed of operation
 - \circ Expensive
 - \circ Relatively complex
 - $\circ\,\mbox{No}$ flexibility of adding new instructions
- ✓ Examples of CPU with hardwired control unit are Intel 8085, Motorola 6802, Zilog 80, and any RISC CPUs.

Microprogrammed Control:

- ✓ Control information is stored in control memory.
- ✓ Control memory is programmed to initiate the required sequence of micro-operations.
- ✓ The key characteristics are
 - \circ Speed of operation is low when compared with hardwired
 - Less complex
 - o Less expensive
 - o Flexibility to add new instructions
- ✓ Examples of CPU with microprogrammed control unit are Intel 8080, Motorola 68000 and any CISC CPUs.

1. Control Memory:

- > The control function that specifies a microoperation is called as *control variable*.
- When control variable is in one binary state, the corresponding microoperation is executed. For the other binary state the state of registers does not change.
- > The active state of a control variable may be either 1 state or the 0 state, depending on the application.
- For bus-organized systems the control signals that specify microoperations are groups of bits that select the paths in multiplexers, decoders, and arithmetic logic units.
- Control Word: The control variables at any given time can be represented by a string of 1's and 0's called a control word.
- > All control words can be programmed to perform various operations on the components of the system.
- Microprogram control unit: A control unit whose binary control variables are stored in memory is called a microprogram control unit.
- > The control word in control memory contains within it a *microinstruction*.
- > The microinstruction specifies one or more micro-operations for the system.
- A sequence of microinstructions constitutes a *microprogram*.
- > The control unit consists of control memory used to store the microprogram.
- Control memory is a permanent i.e., read only memory (ROM).
- > The general configuration of a micro-programmed control unit organization is shown as block diagram below.

۲



- > The control memory is ROM so all control information is permanently stored.
- The control memory address register (CAR) specifies the address of the microinstruction and the control data register (CDR) holds the microinstruction read from memory.
- The next address generator is sometimes called a microprogram sequencer. It is used to generate the next micro instruction address.
- The location of the next microinstruction may be the one next in sequence or it may be located somewhere else in the control memory.
- So it is necessary to use some bits of the present microinstruction to control the generation of the address of the microinstruction.
- Sometimes the next address may also be a function of external input conditions.
- The control data register holds the present microinstruction while next address is computed and read from memory. The data register is times called a *pipeline register*.
- A computer with a microprogrammed control unit will have two separate memories: a main memory and a control memory
- The microprogram consists of microinstructions that specify various internal control signals for execution of register microoperations
- > These microinstructions generate the microoperations to:
 - fetch the instruction from main memory
 - evaluate the effective address
 - execute the operation
 - return control to the fetch phase for the next instruction

2. Address Sequencing:

- Microinstructions are stored in control memory in groups, with each group specifying a *routine*.
- > Each computer instruction has its own microprogram routine to generate the microoperations.
- The hardware that controls the address sequencing of the control memory must be capable of sequencing the microinstructions within a routine and be able to branch from one routine to another
- Steps the control must undergo during the execution of a single computer instruction:
 - Load an initial address into the CAR when power is turned on in the computer. This address is usually the address of the first microinstruction that activates the instruction fetch routine – IR holds instruction
 - The control memory then goes through the routine to determine the effective address of the operand AR holds operand address
 - The next step is to generate the microoperations that execute the instruction by considering the opcode and applying a *mapping process*.
 - The transformation of the instruction code bits to an address in control memory where the routine of instruction located is referred to as mapping process.
 - After execution, control must return to the fetch routine by executing an unconditional branch
 - In brief the address sequencing capabilities required in a control memory are:
 - \circ $\;$ $\;$ Incrementing of the control address register.
 - Unconditional branch or conditional branch, depending on status bit conditions.
 - $\circ~$ A mapping process from the bits of the instruction to an address for control memory.

- A facility for subroutine call and return.
- The below figure shows a block diagram of a control memory and the associated hardware needed for selecting the next microinstruction address.



- The microinstruction in control memory contains a set of bits to initiate microoperations in computer registers and other bits to specify the method by which the next address is obtained.
- > In the figure four different paths form which the control address register (CAR) receives the address.
 - The incrementer increments the content of the control register address register by one, to select the next microinstruction in sequence.
 - Branching is achieved by specifying the branch address in one of the fields of the microinstruction.
 - Conditional branching is obtained by using part of the microinstruction to select a specific status bit in order to determine its condition.
 - o An external address is transferred into control memory via a mapping logic circuit.
 - The return address for a subroutine is stored in a special register, that value is used when the micoprogram wishes to return from the subroutine.

Conditional Branching:

- Conditional branching is obtained by using part of the microinstruction to select a specific status bit in order to determine its condition.
- The status conditions are special bits in the system that provide parameter information such as the carry-out of an adder, the sign bit of a number, the mode bits of an instruction, and i/o status conditions.

(

The status bits, together with the field in the microinstruction that specifies a branch address, control the branch logic.

- > The branch logic tests the condition, if met then branches, otherwise, increments the CAR.
- If there are 8 status bit conditions, then 3 bits in the microinstruction are used to specify the condition and provide the selection variables for the multiplexer.
- For unconditional branching, fix the value of one status bit to be one load the branch address from control memory into the CAR.

Mapping of Instruction:

- A special type of branch exists when a microinstruction specifies a branch to the first word in control memory where a microprogram routine is located.
- > The status bits for this type of branch are the bits in the opcode.
- Assume an opcode of four bits and a control memory of 128 locations. The mapping process converts the 4-bit opcode to a 7-bit address for control memory shown in below figure.

Figure 7-3 Mapping from instruction code to microinstruction address.



- Mapping consists of placing a 0 in the most significant bit of the address, transferring the four operation code bits, and clearing the two least significant bits of the control address register.
- > This provides for each computer instruction a microprogram routine with a capacity of four microinstructions.

Subroutines:

- Subroutines are programs that are used by other routines to accomplish a particular task and can be called from any point within the main body of the microprogram.
- > Frequently many microprograms contain identical section of code.
- > Microinstructions can be saved by employing subroutines that use common sections of microcode.
- Microprograms that use subroutines must have a provision for storing the return address during a subroutine call and restoring the address during a subroutine return.
- > A subroutine register is used as the source and destination for the addresses

3. Microprogram Example:

- > The process of code generation for the control memory is called *microprogramming*.
- > The block diagram of the computer configuration is shown in below figure.
- > Two memory units:
 - Main memory stores instructions and data
 - Control memory stores microprogram
- Four processor registers
 - Program counter PC
 - Address register AR
 - Data register DR
 - Accumulator register AC
- Two control unit registers
 - Control address register CAR
 - Subroutine register SBR
- > Transfer of information among registers in the processor is through MUXs rather than a bus.



> The computer instruction format is shown in below figure.



Three fields for an instruction:

- 1-bit field for indirect addressing
- 4-bit opcode
- 11-bit address field
- > The example will only consider the following 4 of the possible 16 memory instructions

Symbol	Opcode	Description		
ADD	0000	$AC \leftarrow AC + M [EA]$		
BRANCH	0001	If $(AC < 0)$ then $(PC \leftarrow EA)$		
STORE	0010	$M[EA] \leftarrow AC$		
EXCHANGE	0011	$AC \leftarrow M[EA], M[EA] \leftarrow AC$		

(b) Four computer instructions

> The microinstruction format for the control memory is shown in below figure.

3	3	3	2	2	7
F1	F2	F3	CD	BR	AD
F1, F2	2, F3: Mid	crooperat	ion fields	Sente unit de	
CD: C	Condition	for brand	ching		
BR: B	ranch fie	ld			
AD: A	Address fi	eld			
Fig	ure 7-6	Microi	instructio	on code for	rmat (20 bits).
he microinst	truction for	mat is com	posed of 20	bits with four p	parts to it
• T	hree fields l	F1, F2, and	F3 specify n	nicrooperation	s for the computer [3 bits each

- The CD field selects status bit conditions [2 bits]
- The BR field specifies the type of branch to be used [2 bits]
- The AD field contains a branch address [7 bits]
- > Each of the three microoperation fields can specify one of seven possibilities.
- No more than three microoperations can be chosen for a microinstruction.
- If fewer than three are needed, the code 000 = NOP.
- > The three bits in each field are encoded to specify seven distinct microoperations listed in below table.

F1	Microoperation	Symbol	F2	Microoperation	Symbol
000	None	NOP	000	None	NOP
001	$AC \leftarrow AC + DR$	ADD	001	$AC \leftarrow AC - DR$	SUB
010	$AC \leftarrow 0$	CLRAC	010	$AC \leftarrow AC \lor DR$	OR
011	$AC \leftarrow AC + 1$	INCAC	011	$AC \leftarrow AC \land DR$	AND
100	$AC \leftarrow DR$	DRTAC	100	$DR \leftarrow M[AR]$	READ
101	$AR \leftarrow DR(0-10)$	DRTAR	101	$DR \leftarrow AC$	ACTDR
110	$AR \leftarrow PC$	PCTAR	110	$DR \leftarrow DR + 1$	INCOR
111	$M[AR] \leftarrow DR$	WRITE	111	$DR(0-10) \leftarrow PC$	PCTDR

-	F3	Microoperation	Symbol
	000	None	NOP
	001	$AC \leftarrow AC \oplus DR$	XOR
	010	$AC \leftarrow \overline{AC}$	COM
	011	$AC \leftarrow shl AC$	SHL
	100	$AC \leftarrow \text{shr } AC$	SHR
1	101	$PC \leftarrow PC + 1$	INCPC
	110	$PC \leftarrow AR$	ARTPC
	111	Reserved	

Five letters to specify a transfer-type microoperation

- First two designate the source register
- Third is a 'T'

 \geq

- Last two designate the destination register AC ← DR F1 = 100 = DRTAC
- > The condition field (CD) is two bits to specify four status bit conditions shown below

CD	Condition	Symbol	Comments
00	Always $= 1$	U	Unconditional branch
01	DR(15)	I	Indirect address bit
10	AC(15)	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC

The branch field (BR) consists of two bits and is used with the address field to choose the address of the next microinstruction.

BR	Symbol	Function
00	JMP	$CAR \leftarrow AD$ if condition = 1
		$CAR \leftarrow CAR + 1$ if condition = 0
01	CALL	$CAR \leftarrow AD$, $SBR \leftarrow CAR + 1$ if condition = 1
		$CAR \leftarrow CAR + 1$ if condition = 0
10	RET	$CAR \leftarrow SBR$ (Return from subroutine)
11	MAP	$CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$

- Each line of an assembly language microprogram defines a symbolic microinstruction and is divided into five parts
 - 1. The label field may be empty or it may specify a symbolic address. Terminate with a colon (:).
 - 2. The microoperations field consists of 1-3 symbols, separated by commas. Only one symbol from each field. If NOP, then translated to 9 zeros
 - 3. The condition field specifies one of the four conditions
 - 4. The branch field has one of the four branch symbols
 - 5. The address field has three formats
 - a. A symbolic address must also be a label
 - b. The symbol NEXT to designate the next address in sequence
 - c. Empty if the branch field is RET or MAP and is converted to 7 zeros
- The symbol ORG defines the first address of a microprogram routine.
- ORG 64 places first microinstruction at control memory 1000000.

Fetch Routine:

- The control memory has 128 locations, each one is 20 bits.
- > The first 64 locations are occupied by the routines for the 16 instructions, addresses 0-63.
- Can start the fetch routine at address 64.
- > The fetch routine requires the following three microinstructions (locations 64-66).
- > The microinstructions needed for fetch routine are:

 $AR \leftarrow PC$

 $DR \leftarrow M[AR], PC \leftarrow PC + 1$

$$AR \leftarrow DR(0-10), CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$$

It's Symbolic microprogram:

	ORG 64			
FETCH:	PCTAR	U	JMP	NEXT
	READ, INCPC	U	JMP	NEXT
	DRTAR	U	MAP	

It's Binary microprogram:

Binary Address	F1	F2	F3	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	0000000

4. Design of control Unit:

- > The control memory out of each subfield must be decoded to provide the distinct microoperations.
- > The outputs of the decoders are connected to the appropriate inputs in the processor unit.
- The below figure shows the three decoders and some of the connections that must be made from their outputs.



Figure 7-7 Decoding of microoperation fields.

- The three fields of the microinstruction in the output of control memory are decoded with a 3x8 decoder to provide eight outputs.
- Each of the output must be connected to proper circuit to initiate the corresponding microoperation as specified in previous topic.
- When F1 = 101 (binary 5), the next pulse transition transfers the content of DR (0-10) to AR.
- Similarly, when F1= 110 (binary 6) there is a transfer from PC to AR (symbolized by PCTAR). As shown in Fig, outputs 5 and 6 of decoder F1 are connected to the load input of AR so that when either one of these outputs is active, information from the multiplexers is transferred to AR.
- The multiplexers select the information from DR when output 5 is active and from PC when output 5 is inactive.
- The transfer into AR occurs with a clock transition only when output 5 or output 6 of the decoder is active.
- For the arithmetic logic shift unit the control signals are instead of coming from the logical gates, now these inputs will now come from the outputs of AND, ADD and DRTAC respectively.

Microprogram Sequencer:

- The basic components of a microprogrammed control unit are the control memory and the circuits that select the next address.
- > The address selection part is called a microprogram sequencer.
- The purpose of a microprogram sequencer is to present an address to the control memory so that a microinstruction may be read and executed.
- The next-address logic of the sequencer determines the specific address source to be loaded into the control address register.
- > The block diagram of the microprogram sequencer is shown in below figure.
- The control memory is included in the diagram to show the interaction between the sequencer and the memory attached to it.
- > There are two multiplexers in the circuit.
 - The first multiplexer selects an address from one of four sources and routes it into control address register *CAR*.
 - The second multiplexer tests the value of a selected status bit and the result of the test is applied to an input logic circuit.
- > The output from CAR provides the address for the control memory.

- The content of CAR is incremented and applied to one of the multiplexer inputs and to the subroutine register SBR.
- > The other three inputs to multiplexer come from
 - \circ The address field of the present microinstruction
 - From the out of SBR
 - \circ From an external source that maps the instruction
- > The CD (condition) field of the microinstruction selects one of the status bits in the second multiplexer.
- ▶ If the bit selected is equal to 1, the T variable is equal to 1; otherwise, it is equal to 0.
- > The *T* value together with two bits from the BR (branch) field goes to an input logic circuit.
- > The input logic in a particular sequencer will determine the type of operations that are available in the unit.



Figure 7-8 Microprogram sequencer for a control memory.

- ▶ The input logic circuit in above figure has three inputs I₀, I₁, and T, and three outputs, S₀, S₁, and L.
- ➤ Variables S₀ and S₁ select one of the source addresses for CAR. Variable L enables the load input in SBR.
- > The binary values of the selection variables determine the path in the multiplexer.
- For example, with $S_{1,}S_0 = 10$, multiplexer input number 2 is selected and establishes transfer path from SBR to CAR.
- > The truth table for the input logic circuit is shown in Table below.

B	R	I	npu	t	MU	X 1	Load SBR
Fi	eld	I_1	I ₀	Т	S1	S ₀	L
0	0	0	0	0	0	0	0
0	0	0	0	1	0	1	0
0	1	0	1	0	0	0	0
0	1	0	1	1	0	1	1
1	0	1	0	×	1	0	0
1	1	1	1	×	1	1	0

- > Inputs I_1 and I_0 are identical to the bit values in the BR field.
- > The bit values for S_1 and S_0 are determined from the stated function and the path in the multiplexer that establishes the required transfer.
- The subroutine register is loaded with the incremented value of CAR during a call microinstruction (BR = 01) provided that the status bit condition is satisfied (T = 1).
- > The truth table can be used to obtain the simplified Boolean functions for the input logic circuit:

$$S_{1} = I_{1}$$

$$S_{0} = I_{1}I_{0} + I_{1}T$$

$$L = I_{1}T I_{0}$$