

Instruction cycle. → It is defined as the time require to complete the execution of an instruction.

An instruction is a command which is given to computer to perform a particular task. To perform a particular task, a programmer has to write a sequence of instructions, called program.

Program & data are stored in memory. The CPU fetches one instruction from memory at a time.

The necessary steps that a CPU carries out to fetch an instruction & necessary data from memory & to execute it called instruction cycle.

Hence an instruction cycle consist of 2 cycles: fetch cycle & execute cycle.

In fetch cycle, the CPU fetches op-code from the memory.

The necessary steps which are carried out to get data from memory & to perform the specified operation called an execute cycle.

SEPTEMBER							2011
W	M	T	W	F	S	S	
35				1	2	3	4
36	5	6	7	8	9	10	11
37	12	13	14	15	16	17	18
38	19	20	21	22	23	24	25
39	26	27	28	29	30	-	-

26 September
MONDAY

Priorities

Week 39
269.96
27 September
TUESDAY

28 September
WEDNESDAY

Hence the total time required to execute an instruction is -

$$TC = EC + FC$$

Fetch operation → The 1st byte of an instruction is op-code. The rest of the bytes are data or operand address.

In the beginning of the fetch cycle the content of the program counter, which is the address of location where the op-code is stored is sent to memory.

The memory places the op-code on the data bus so as to transfer it to CPU. The entire operation of fetching takes 3 ~~micro~~ cycle clock pulses.


Execute cycle → The op-code fetches from

the memory goes to Data Register & then to Instruction Register & then to decoder circuitry. After the instruction is decoded, the execution begins.

Priorities

If the operand is in the General Purpose Register, then Execution is immediately performed. If an operand contains data or operand address which is in memory, then CPU has to perform some read operation to get data. After receiving the data it performs execution.

* A read cycle is similar to fetch cycle. In case of read cycle, the quantity received from the memory is data or operand address while in fetch cycle it is opcode.



SEPTEMBER							2011
W	M	T	W	T	F	S	S
35				1	2	3	4
16	5	6	7	8	9	10	11

Ex.

Draw the timing Diagram for MVI A, 2FH.

So The No. of bytes require to store the instruction = 2 bytes.

Hence Instruction will contain 2 m/c cycle one for Op code fetch & one for memory read operation.

Since there is no operation related to memory or I/O. Hence no additional execution cycle require.

$$\begin{aligned} \text{Instruction cycle} &= \text{Read Cycle} + \text{Execution cycle} \\ &\quad \downarrow \text{BUNDAY} \\ &\quad (\text{Op code fetch + memory read}) + \text{None} \\ &= 4T + 3T \\ &= \underline{\underline{7T}} \end{aligned}$$

Let the instructions is stored in memory as shown.


Memory Address	Hex Code	Instruction		2011								
		OpCode	Operands	T	F	S	S	S	S			
7000H	3E	MVI	2FH	1	2	3	4	5	6	7	8	9
7001H	2F			10	11	12	13	14	15	16	17	18
				19	20	21	22	23	24	25	26	27
				28	29	30						

10 October
MONDAY

Week #1
284 81
11 October
TUESDAY

12 October
WEDNESDAY

mml



N.

13 October
THURSDAY

14 October
FRIDAY

15 October
SATURDAY

Machine cycle →

Machine cycle is the time required to complete one operation. It may be memory read, memory write, I/O Read, I/O write.

In 8085 microprocessor there are 9 different machine cycles.

Machine cycle	Status signal		
	$\overline{Eo/\overline{M}}$	S_1	S_0
1. Opcode fetch.	0	1	1
2. Memory read	0	1	0
3. Memory write	0	0	1
4. I/O Read	1	1	0
5. I/O write	1	0	1
6. Interrupt	1	1	1
7. Acknowledge	Z	0	0
8. Halt	\overline{Z}	X	X
9. Reset	Z	X	X

T-state → T-state is defined as one subdivision of operation performed in one clock period.

OCTOBER							2011
S	M	T	W	T	F	S	S
30	31						1
39	3	4	5	6	7	8	2
40	9	10	11	12	13	14	3
41	16	17	18	19	20	21	4
42	23	24	25	26	27	28	5
43	30	31					6

17 October
MONDAY


Week 42
290-75
18 October
TUESDAY

19 October
291-74
WEDNESDAY

292-73

Profiles

Instruction cycle



EVENING

20 October
THURSDAY

21 October
FRIDAY

22 October
SATURDAY

INTERRUPT → The microprocessor in general executes the instruction in a sequential manner but some times it is needed to break the sequence of program.

Hence "Interrupt is defined as a signal which is generated by peripheral devices to break the sequence of main program & program jumps to the pre-specified memory location".

A subroutine is written at that memory location to complete the task provided by the peripheral. This subroutine is called "Interrupt Service routine".

23 October

If more than one peripherals are connected to the microprocessor, then any one of them may demand for the service.

There are two methods for providing the service

① Polling check → In this method, microprocessor continuously checks all the peripherals one by one. If any

OCTOBER							2011
W	T	F	S	S	S	S	S
29	30	31					
1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	

24 October
MONDAY

Week 43 25 October
297-68 TUESDAY

26 October
298-67 WEDNESDAY

Priorities

peripheral wants the service it will provide, otherwise it will check the next peripheral.

② Interrupt Check → In this method the peripheral which wants the service generates the signal to break the sequence of main program. In response to this signal microprocessor provides the service to that peripheral.

Interrupt Analogy →

Assuming that you are reading a novel on your desk. where there is a telephone for you to receive a response to the telephone following steps should occur—

- (1) The telephone system should be enabled.
- (2) You should glance at the light of telephone at certain intervals to verify that whether some one is calling.
- ③ If you see a blinking light, you should

27 October
THURSDAY

28 October
FRIDAY

29 October
SATURDAY

pick the receiver, say Hello, & wait for response. once you pick the phone, the line is busy, & no more calls can be received until you replace the receiver.

④ Assuming that caller is your roommate, & he requests to shut all the windows of his room.

⑤ You insert a book mark on the page you are reading.

⑥ You replace the receiver on the hook.

⑦ You shut your room's window.

⑧ You go back to your book, find your mark & start reading again.

① The microprocessor is busy to execute the main program & Interrupt Enable Flip-Flop (EIF) is enable. Hence all peripherals are allowed to request the service.

OCTOBER							2011
30	31	1	2	3	4	5	
6	7	8	9	10	11	12	
13	14	15	16	17	18	19	
20	21	22	23	24	25	26	
27	28	29	30	31			

31 October
MONDAY

Week 44
304 61
1 November
TUESDAY

2 November
WEDNESDAY

Priorities

② After executing each machine instruction cycle, the microprocessor checks the INTR pin.

③ peripheral generates the Interrupt signal & sends to the INTR pin of microprocessor when it wants to service the microprocessor.

④ The microprocessor completes the main current instruction, saves the address of next instruction of main program & sends ACKnowledge signal (\overline{INTA}) on the \overline{INTA} pin.

⑤ After \overline{INTA} signal, no other Interrupt requested is accepted. The microprocessor provides the service to the peripheral.

⑥ while providing the service to the peripheral, the microprocessor may or may not be respond to other Interrupt request from other peripheral, but there is one Interrupt (TRAP), to whom microprocessor has to respond.

3 November
THURSDAY

4 November
FRIDAY

5 November
SATURDAY

After providing the service to the peripheral micro processor enables all interrupts using software instruction.

⑦ The micro processor returns to the main program after which is previously stored.

Typ Classification of Interrupts.

- (i) Hard ware Interrupts
- (ii) soft ware Interrupts

- ~~(i) Software Interrupt~~
- (i) Hard ware Interrupt.

6 November
SUNDAY

The types of Interrupts, where micro processor ~~receive~~ pins are used to receive Interrupts are called Hard ware Interrupts.

The micro processor has 5 pins for receiving external interrupt signal. These pins are TRAP, RST 7.5, RST 6.5, RST 5.5, INTR.

NOVEMBER							2011
W	M	T	W	T	F	S	S
44		1	2	3	4	5	6
45	7	8	9	10	11	12	13
46	14	15	16	17	18	19	20
47	21	22	23	24	25	26	27

Priorities

Hardware Interrupts

Maskable & Non-maskable

Vectored & Non-vectored

(i) vectored & Non-vectored Interrupts →

When a peripheral interrupts the micro processor, the micro processor breaks the sequence of main program & program jump to the specified memory address. This specified memory address is the starting address of ISR. These interrupts are called vectored interrupts.

These interrupts for which the vector location is not pre defined or it is defined determined by some additional external means are called Non-vectored interrupts.

Interrupt

Type of vector

Vector location

(LH7)

10 November
THURSDAY

11 November
FRIDAY

12 November
SATURDAY

Interrupt	Type of vector	Vector location	Subroutine location
TRAP	vectorial	0024H	-
RST 5.5	"	002CH	-
RST 6.5	"	0034H	-
RST 7.5	"	003CH	-
DNTR	Non-vectorial	-	0000H 0008H 0010H 0018H 0020H 0028H 0030H 0038H

13 November
SUNDAY

The subroutine location for DNTR is determined by externally connected hardware & this can be any one of eight locations.

→ maskable & Non-maskable Interrupts →

NOVEMBER	2011
W	5
41	6
22	13
13	20
27	27
28	

Software Interrupts → The interrupt caused by special instruction is called software interrupt.

After executing these instructions, the microprocessor complete the execution of instructions it is currently executing & then transfer the control to subroutine program.

In 8085 there are 8 RST (restart) instructions. when ever RST instruction is executed, the address stored in PC is now stored in the STACK before the program control is transferred to the subroutine.


Now after executing the RST instruction the program control returns back to the main program.

The Difference betⁿ CALL & RST in structure —

- (i) For CALL instruction, we have to specify the address, whereas for RST instruction the location are pre defined.

(2) The execution of CALL instruction is specified by the programmer where execution of RST instruction are decided by peripheral by inserting the hex code into the data BUS.

Instruction	Binary Code									Hex Code	Call location
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			
RST 0	1	1	0	0	0	1	1	1		C7	0000H
RST 1	1	1	0	0	1	1	1	1		CF	0008H
RST 2	1	1	0	1	0	1	1	1		D7	0010H
RST 3	1	1	0	1	1	1	1	1		DF	0018H
RST 4	1	1	1	0	0	1	1	1		E7	0020H
RST 5	1	1	1	0	1	1	1	1		EF	0028H
RST 6	1	1	1	1	0	1	1	1		F7	0030H
RST 7	1	1	1	1	1	1	1	1		FF	0038H



Circuit to implement RST 5

21 November

MONDAY

The address of the program Counter in the stack before the program Counter

Week 47

22 November

TUESDAY

is transferred to the RST call location when the processor returns to the Return

23 November

WEDNESDAY

encounter

Instruction in the subroutine associated with the RST instruction, the program returns to the address that was stored in the stack.

The signal \overline{INTR} is used to insert one or more Restart Instructions

for ex. RST 5 is built using Tri-state buffer. In response to the \overline{INTR} signal, the 8085 generates \overline{DATA} low signal which is used to enable the buffer & RST instruction is placed on the data bus.





28 November
MONDAY

Week 48
29 November
TUESDAY

30 November
WEDNESDAY


✓ INTERRUPT Structure. →

Priority I/P Pin.



Interrupt Related Instructions:

- ① EI → Enable Interrupt
1-byte Instruction.
No flags affected.
- ② DI → Disable the interrupt
1-byte Instruction
No flags affected.
None Addressing mode.
- ③ SIM → Set Interrupt mask.
→ 1-byte Instruction.



SIM can be used for 2 different functions -

- 1 - To Set mask for RST 7.5, 6.5, 5.5. This instruction reads the contents of Accumulator & disable & enable content of Accumulator.
- 2 - To Reset 7.5 RST 7.5 FF.

Serial 6IP d01


5 December
MONDAY

Week 49
6 December
TUESDAY

7 December
WEDNESDAY


REM (Read Interrupt Mask)

This indicates the status of Interrupts. Hence status of Interrupt can be checked with the help of examining the content of Accumulator.



Ex: write the instructions to mask RST 7-5 & RST 6-5 interrupts where the RST 5-5 interrupt is available - Disable the serial communication.

Ans



8 December
THURSDAY

9 December
FRIDAY

10 December
SATURDAY


programmable Interrupt Controller - 8259A.

programmable peripheral Interface (PPI) 8255.

8255 is a programmable, parallel I/O device. It can be programmed to transfer data under various conditions, from simple I/O to Interrupt I/O.


8255 has 40 pins. out of these there are 24 I/O pins can be grouped in 8-bit parallel ports port A, port B, & port C. bits of port C can be used as individual bits of group of 4 bits. port C upper (Cu) & port C lower (Cl)

11 December
SUNDAY



DECEMBER							2011
W	T	F	S	S	S	S	
48				1	2	3	4
49	5	6	7	8	9	10	11
50	12	13	14	15	16	17	18
51	19	20	21	22	23	24	25
52	26	27	28	29	30	31	

Block Diagram



15 December
THURSDAY

16 December
FRIDAY

17 December
SATURDAY

port A → Contains 8-bit for sending / Receiving Data.

port B - 8 bit parallel ports used for sending & receiving data.

port C → 8-bit parallel port → divided in to two 4-bit ports.

Control logic →

\overline{RD} → This is active low signal, when the signal is low, the MPU reads the data from the selected I/O port of 8255.

\overline{WR} → This is active low signal when the signal is low, the MPU write in to selected I/O port of 8255.

Reset → This is active high signal. It clears the Control Register.


Address Logic → These pins are generally connected to the microprocessor address lines A0, A1. The combination of these two is used to identify the address of various ports & Control Register.

DECEMBER							2011
1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	

\overline{CS} → It is Master chip select signal.
It is active low signal.

Address Decoding for 8255


\overline{CS}	A_1	A_0	Port Selected
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	X	X	8255 Not selected



Control Logic Diagram of 8255

Control Register → This Register is internal to the 8255 chip. The contents of this Register is called Control Word. Control Word specify I/O function & modes of various parts of 8255.

Ex. Find the address of various ports & Control Register for the circuit shown below.



Soln

CS Logic						Port Select		Hex address	Port Name
A7	A6	A5	A4	A3	A2	A1	A0		
1	1	1	1	1	0	0	0	F8H	A
1	1	1	1	1	0	0	1	F9H	B
1	1	1	1	1	0	1	0	FAH	C
1	1	1	1	1	0	1	1	FBH	Control Reg

MODES of 8255

- (i) BSR (bit set/reset mode)
- (ii) I/O mode.

Bit D_7 of Control Register specify either I/O functions or bit set/reset functions
if Bit $D_7 = 1$ then Bit $D_7 - D_0$ determine I/O functions in various mode.


If Bit $D_7 = 0$, port C operates in BSR mode. $\&$

The BSR Control word does not affect the function of port A & port B.

To Communicate with the peripheral through 8255A, three steps are necessary

- (i) Determine the address of port A, B, C, & of the Control Register according to the chip select logic & Address lines A_{16} & A_{17}
- (ii) Write a Control word in Control Register
- (iii) Write I/O instruction to Communicate with peripheral through ports A, B, C

BSR Control word → This Control word, will written in the Control Register, set or reset one bit at a time



0 0 0	= Bit 0
0 0 1	= Bit 1
0 1 0	= Bit 2
0 1 1	= Bit 3
1 0 0	= Bit 4
1 0 1	= Bit 5
1 1 0	= Bit 6
1 1 1	= Bit 7

Input/output mode → I/P, O/P mode is


Used to Transfer the data to & from the peripherals.

- (i) Mode - 0 → Simple I/P, O/P mode
- (ii) I/P, O/P mode - 1 I/P, O/P with hand shake signals.
- (iii) Bidirectional mode.

DECEMBER							2011
29	30	31					
28							
27	1	2	3	4	5	6	7
26	8	9	10	11	12	13	14
25	15	16	17	18	19	20	21
24	22	23	24	25	26	27	28
23	29	30	31				

Notes

8255 Control word format →



Ex. Mode 0

In this mode, ports A & C are used as 2 8 bit Input/Output ports & port B as two 4 bit ports. Each port can be programmed to function as simply I/P or O/P port.

Notes

mode 1 I/P, O/P mode with handshake. → In this mode I/P, or output data transfer is controlled by handshake signal.

Handshake signals are used to synchronise the operation. This signal is used to when the speed of peripheral & speed of data transfer of microprocessor are not same.

The handshake signal is used to inform the microprocessor that peripheral device is ready to communicate with the peripheral microprocessor or not.

Before the data transfer starts handshake signals are exchanged between the microprocessor & peripherals.

In this mode

- (i) port A & port B work as 8 bit I/P, O/P ports.
- (ii) Each port uses three lines for handshaking from port C.


△ Remaining two lines of port C used for simple input/output functions.

mode 2 → Bi directional data transfer → This mode allows bi directional data transfer over a single 8-bit data bus only in Group A with port A as 8-bit bidirectional data bus & lines PC_2 , PC_3 are used


Notes

for Hand shaking purpose, B₀ Port B Can be used in Mode 0 or in Mode 1.

Mode 2 is used in applications such as data Transfer betⁿ two computers a floppy disk Controller & ~~Matrix~~ Interface



8255 Mode 2 with a mode 0 (P/P) port A in




→ port C lower (PC₂-PC₀)

1 = P/P
0 = O/P


Notes

In mode 2 The port B can be configured in mode 0 or mode 1

If port B is configured in mode 0, three pins (PC0, PC1, PC2) used for input/output purpose. & If port B is used in mode 1 then three pins (PC0, PC1, PC2) also used in hand shaking signals for port B.



Centronics




Hand Shaking

Notes

programmable device with hand shake signals.
Since MPU & peripherals are operate at a different speeds, hence some signals are Transmitted prior to data Transfer betⁿ the fast responding MPU & slow responding peripherals, like Printer, keyboard.

these signals are called Hand shake signals. These signals are provided by programmable device.



Interface Device with hand
shake signals

for data IP.

data OP.

Data IP with Hand shake. →

- 1) A peripheral place a data in the IP port & inform the interfacing device by sending Strobe (SB STB) signal
- 2) The device inform the peripheral that it's IP port is full & do not send the next byte until this byte has been read. This message is conveyed by to the peripheral by sending signal RBF

③ The MPU keeps checking the status until a byte is available or the device informs the MPU by sending an interrupt.

④ The MPU reads the byte by sending the control signal \overline{RD} .

Data OP with hand shake →

① The MPU writes a byte in the OP port of the programmable device by sending the control signal \overline{WR} AND ADDRESSES

② The device informs the peripheral by sending hand shake signal OBF that a byte is on the way.

③ The peripheral acknowledges the byte by sending the sending the signal ACK.

④ The device interrupts the MPU for the next byte.

programmable Interrupt Controller - (P) PIC -> 8259

8259 is a programmable Interrupt Controller & it is used to provide additional Interrupts

The 8259 can -

- (1) manage 8 interrupts according to the instructions written in the Control Register. This is equal to providing 8 interrupt pin on the processor in place of one INTR pin.
- (2) mask each interrupt request individually
- (3) Read the status of pending interrupt, in service interrupt, & masked interrupts.
- (4) set up to work with either the 8085 micro processor mode or 8086/8088 micro processor mode
- (5) provides eight level of a priority in a variety of modes.


Block Diagram ->

(i) Read / write Logic -> Signal.

It has the following

$A_0 \rightarrow$ when the Address Line A_0 is at Logic 0, then Controller is selected to write a Command or read the status.

The chip select & A_0 determine the the port addresses of Controller.



(ii) Control Logic → It has two pins

ENT (as an output) → It is connected to the interrupt pin of the MPU. whenever a valid interrupt is asserted, this signal goes high & INTA (as input) is the interrupt acknowledge signal from MPU.

Data BUS Buffer →

It has bidirectional Data pins (D7-D0). These pins are connected to the data BUS of microprocessor.

The Data BUS buffer is used to allow the 8085 to send control words to 8259 & read status word from 8259.

CASCADE BUFFER/COMPARATOR → This block is used

to expand the number of interrupt levels by cascading two or more 8259.

CASO → CA12 (Cascade lines) → these lines are used to connect more than one 8259 in cascade mode.

SP/EN (Slave program / Enable buffer) → It

is used to define 8259 as master/slave.

When single 8259 is used, it operates as master & SP/EN pin is connected to +5V (logic 1) & when more than one 8259 are used then only one 8259 can work as master & remaining 8259 can work as slave & SP/EN connected to ground (logic 0).

Interrupt Register & priority Resolver →

The interrupt Request Register has eight I/O lines (IR0-IR7) for interrupts.

when these lines goes High, the request are stored in Register

The In Service Register stores the levels that are currently being serviced.

Interrupt Mask Register stores the masking bits of interrupt lines to be masked.

The priority Resolver examines the three Register & determine whether INT should be sent to MPU OR NOT.

Interrupt operation →

To implement the interrupt, the interrupt enable flip-flop in the microprocessor should be enable & 8259 should be initialized by writing command words in the Control Register.

there are two types of Command words one initialization Command words (ICW) & second is Operational Command words (OCW)

The ICW is used to set up the proper condition & specify the RST vector address. The OCW are used to perform functions such as masking interrupts.

once the 8259 is initialized the following sequence occur -

- (i) The IRR stores the interrupts requests.
- (ii) The priority Resolver. Check the three registers -
 - The IRR for interrupts requests, IMR for masking bits & ISR for interrupt request being served.
 - Then it resolve the priority & set the INT signal High.
- (iii) The MPU acknowledge the signal High by sending \overline{INTA} .
- (iv) After receiving the \overline{INTA} signal, the appropriate priority bit in the ISR is set to indicate which interrupt level is being served & the corresponding bit in the IRR is reset to indicate that the request is accepted. Then the opcode for CALL instruction -
 - (v) C C D H) is placed on the Data BUS
- (vi) MPU decodes the CALL instruction & sends two more \overline{INTA} signals on the Data BUS
- (vii) When S259 receives the second \overline{INTA} it place the lower order byte of CALL address on the data BUS.
 At the third \overline{INTA} , it places the higher order byte of the address on Data BUS
- (viii) During the third \overline{INTA} pulse, the ISR

bit is reset either by automatically or by a command word that is issued at the end of comma service routine

(VIII) The program sequence is transferred to the memory location specified by CALL instruction.

priority modes →

(i) fully nested modes → This is a general purpose mode in which all interrupt requests are queued from highest to lowest

IR0	IR1	IR2	IR3	IR4	IR5	IR6	IR7
4	5	6	7	0	1	2	3

↑ ↑ Highest priority
lowest priority

When an interrupt is acknowledged, the highest priority request is determined & its vector location is placed on data bus.

(ii) Automatic rotation mode → In this mode some applications there can be equal priority assigned to no. of interrupting device. Hence with the help of this mode, the request after being served received the lowest priority

IR0	IR1	IR2	IR3	IR4	IR5	IR6	IR7
4	5	6	7	0	1	2	3

↑ lowest

Assuming that IR4 has just being served,

(ii) specific rotation mode \rightarrow this is similar to Automatic rotation mode except that the programmer can select any LK for the lowest priority

Keyboard / Display Controller 8279.

8279 is a hardware approach to interface a keyboard & display unit. The disadvantage of software approach is that micro processor is occupied for a considerable amount of time in checking the keyboard & refreshing the display.


The 8279 is a 40-pin device with two segments: keyboard & display.

The keyboard segment is connected to key matrix. Keyboard entries are stored in internal FIFO memory. An interrupt signal is generated with each entry.

The display segment can provide display interface with devices like LEDs. This segment has 16x8 R/W memory (RAM) which can be used to read/write information for display purpose.

(1) Keyboard Section -

(a) $RL_0 - RL_7$ (Return Lines) \rightarrow These input lines




are connected to key board.

(ii) SHIFT → It is used in the scanner keyboard when key is closed the shift flip status is stored.

(iii) CNTL/STB (Control/Strobe) → The status of SHIFT key & Control key is can stored along with key closure. The key board can operate in two mode -

Display Address Register

(i) Two key lock out mode - In this



Then only first key is recognized.

N-Key roll over mode → In this mode simultaneous keys are recognized & their codes are stored in internal buffer.

Scan Section → This section has a scan counter & four scan lines. These four lines can be decoded to generate 16 scan lines. These lines can be connected to the rows of matrix key board.

Display Section → It contains eight input lines divided in to two groups A_0-A_3 & B_0-B_3 . These lines can be used as either as a group of eight lines or two group of four.

The display can be blanked by using \overline{BD} line.

Processor Section →

(i) DB_0-DB_7 → Bidirectional Data Bus used to transmit the command.

(ii) IRB → Active High signal. This pin goes high whenever entries are stored in EEPROM. This signal is used to interrupt the MPU to indicate the availability of data.